# E · ) C Fattice Semiconductor Corporation - <u>LCMXO2-4000HE-4FTG256I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	540
Number of Logic Elements/Cells	4320
Total RAM Bits	94208
Number of I/O	206
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000he-4ftg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



#### Figure 2-9. Memory Core Reset



For further information on the sysMEM EBR block, please refer to TN1201, Memory Usage Guide for MachXO2 Devices.

#### EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

#### Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram

Reset	
Clock	
Clock Enable	

If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1201, Memory Usage Guide for MachXO2 Devices.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.



### PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2-8	. PIO	Signal	List
-----------	-------	--------	------

Pin Name	I/О Туре	Description
CE	Input	Clock Enable
D	Input	Pin input from sysIO buffer.
INDD	Output	Register bypassed input.
INCK	Output	Clock input
Q0	Output	DDR positive edge input
Q1	Output	Registered input/DDR negative edge input
D0	Input	Output signal from the core (SDR and DDR)
D1	Input	Output signal from the core (DDR)
TD	Input	Tri-state signal from the core
Q	Output	Data output signals to sysIO Buffer
TQ	Output	Tri-state output signals to sysIO Buffer
DQSR90 <sup>1</sup>	Input	DQS shift 90-degree read clock
DQSW90 <sup>1</sup>	Input	DQS shift 90-degree write clock
DDRCLKPOL <sup>1</sup>	Input	DDR input register polarity control signal from DQS
SCLK	Input	System clock for input and output/tri-state blocks.
RST	Input	Local set reset signal

1. Available in PIO on right edge only.

#### Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition to this functionality, the input register blocks for the PIOs on the right edge include built-in logic to interface to DDR memory.

Figure 2-12 shows the input register block for the PIOs located on the left, top and bottom edges. Figure 2-13 shows the input register block for the PIOs on the right edge.

#### Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



### Hot Socketing

The MachXO2 devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO2 ideal for many multiple power supply and hot-swap applications.

### **On-chip Oscillator**

Every MachXO2 device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-14 lists all the available MCLK frequencies.

Table 2-14. Available MCLK Frequencies

MCLK (MHz, Nominal)	MCLK (MHz, Nominal)	MCLK (MHz, Nominal)
2.08 (default)	9.17	33.25
2.46	10.23	38
3.17	13.3	44.33
4.29	14.78	53.2
5.54	20.46	66.5
7	26.6	88.67
8.31	29.56	133

### Embedded Hardened IP Functions and User Flash Memory

All MachXO2 devices provide embedded hardened functions such as SPI, I<sup>2</sup>C and Timer/Counter. MachXO2-640/U and higher density devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-20.



#### Figure 2-20. Embedded Function Block Interface



#### Hardened I<sup>2</sup>C IP Core

Every MachXO2 device contains two I<sup>2</sup>C IP cores. These are the primary and secondary I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the  $I^2C$  bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an  $I^2C$  Master. The  $I^2C$  cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices

#### Figure 2-22. SPI Core Block Diagram



Table 2-16 describes the signals interfacing with the SPI cores.

Table 2-16. SPI Core Signal Description

Signal Name	I/O	Master/Slave	Description
spi_csn[0]	0	Master	SPI master chip-select output
spi_csn[17]	0	Master	Additional SPI chip-select outputs (total up to eight slaves)
spi_scsn	I	Slave	SPI slave chip-select input
spi_irq	0	Master/Slave	Interrupt request
spi_clk	I/O	Master/Slave	SPI clock. Output in master mode. Input in slave mode.
spi_miso	I/O	Master/Slave	SPI data. Input in master mode. Output in slave mode.
spi_mosi	I/O	Master/Slave	SPI data. Output in master mode. Input in slave mode.
ufm_sn	I	Slave	Configuration Slave Chip Select (active low), dedicated for selecting the User Flash Memory (UFM).
cfg_stdby	0	Master/Slave	Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.
cfg_wake	0	Master/Slave	Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.



When implementing background programming of the on-chip Flash, care must be taken for the operation of the PLL. For devices that have two PLLs (XO2-2000U, -4000 and -7000), the system must put the RPLL (Right-side PLL) in reset state during the background Flash programming. More detailed description can be found in TN1204, MachXO2 Programming and Configuration Usage Guide.

#### Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO2 devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile Flash memory spaces. The device can be in one of two modes:

- 1. Unlocked Readback of the SRAM configuration and non-volatile Flash memory spaces is allowed.
- 2. Permanently Locked The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash and SRAM OTP portions of the device. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### Dual Boot

MachXO2 devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the on-chip Flash. The golden image MUST reside in an external SPI Flash. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1206, MachXO2 Soft Error Detection Usage Guide.

### TraceID

Each MachXO2 device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I<sup>2</sup>C, or JTAG interfaces.

### **Density Shifting**

The MachXO2 family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the MachXO2 migration files.



# Programming and Erase Flash Supply Current – ZE Devices<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Device	Typ.⁵	Units
I <sub>CC</sub>		LCMXO2-256ZE	13	mA
		LCMXO2-640ZE	14	mA
	Core Power Supply	LCMXO2-1200ZE	15	mA
	Core Fower Supply	LCMXO2-2000ZE	17	mA
		LCMXO2-4000ZE	18	mA
		LCMXO2-7000ZE	20	mA
ICCIO	Bank Power Supply <sup>6</sup>	All devices	0	mA

1. For further information on supply current, please refer to TN1198, Power Estimation and Management for MachXO2 Devices.

2. Assumes all inputs are held at  $V_{\mbox{CCIO}}$  or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. TJ = 25 °C, power supplies at nominal voltage.

6. Per bank.  $V_{CCIO}$  = 2.5 V. Does not include pull-up/pull-down.



#### RSDS

The MachXO2 family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



#### Figure 3-4. RSDS (Reduced Swing Differential Standard)

#### Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	294	Ohms
R <sub>P</sub>	Driver parallel resistor	121	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.35	V
V <sub>OL</sub>	Output low voltage	1.15	V
V <sub>OD</sub>	Output differential voltage	0.20	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	101.5	Ohms
IDC	DC output current	3.66	mA



### Maximum sysIO Buffer Performance

I/O Standard	Max. Speed	Units
LVDS25	400	MHz
LVDS25E	150	MHz
RSDS25	150	MHz
RSDS25E	150	MHz
BLVDS25	150	MHz
BLVDS25E	150	MHz
MLVDS25	150	MHz
MLVDS25E	150	MHz
LVPECL33	150	MHz
LVPECL33E	150	MHz
SSTL25_I	150	MHz
SSTL25_II	150	MHz
SSTL25D_I	150	MHz
SSTL25D_II	150	MHz
SSTL18_I	150	MHz
SSTL18_II	150	MHz
SSTL18D_I	150	MHz
SSTL18D_II	150	MHz
HSTL18_I	150	MHz
HSTL18_II	150	MHz
HSTL18D_I	150	MHz
HSTL18D_II	150	MHz
PCI33	134	MHz
LVTTL33	150	MHz
LVTTL33D	150	MHz
LVCMOS33	150	MHz
LVCMOS33D	150	MHz
LVCMOS25	150	MHz
LVCMOS25D	150	MHz
LVCMOS25R33	150	MHz
LVCMOS18	150	MHz
LVCMOS18D	150	MHz
LVCMOS18R33	150	MHz
LVCMOS18R25	150	MHz
LVCMOS15	150	MHz
LVCMOS15D	150	MHz
LVCMOS15R33	150	MHz
LVCMOS15R25	150	MHz
LVCMOS12	91	MHz
LVCMOS12D	91	MHz



			-	-6		-5	-	4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDI	R4 Inputs with Clock and Data A	Aligned at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	(4_RX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After ECLK		—	0.290	—	0.320	—	0.345	UI
t <sub>DVE</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.739	—	0.699	—	0.703	—	UI
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	756	_	630	—	524	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only.11		378		315	—	262	MHz
f <sub>SCLK</sub>	SCLK Frequency			95		79	—	66	MHz
	4 Inputs with Clock and Data C	entered at Pin Using PC	LK Pin fo	or Clock	Input –	GDDRX4	4_RX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before ECLK		0.233	—	0.219	—	0.198	—	ns
t <sub>HO</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.287	—	0.287	—	0.344		ns
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	756	_	630	_	524	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only.11		378	—	315	—	262	MHz
f <sub>SCLK</sub>	SCLK Frequency			95	—	79	—	66	MHz
7:1 LVDS In	puts (GDDR71_RX.ECLK.7:1) <sup>9,</sup>	12							
t <sub>DVA</sub>	Input Data Valid After ECLK			0.290		0.320	—	0.345	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.739	—	0.699		0.703		UI
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U and	_	756	_	630	_	524	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	larger devices, bottom side only. <sup>11</sup>		378	—	315	—	262	MHz
f <sub>CLKIN</sub>	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)	side only.	_	108	_	90	_	75	MHz
Generic DD	R Outputs with Clock and Data	Aligned at Pin Using PC	LK Pin f	for Clock	< Input –	GDDR	(1_TX.S	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.520	_	0.550	_	0.580	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	All MachXO2 devices, all sides.	_	0.520	_	0.550	—	0.580	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed			300		250	—	208	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK frequency	-		150	—	125	—	104	MHz
	R Outputs with Clock and Data C	entered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_TX.SC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.210	_	1.510	_	1.870	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	All MachXO2 devices,	1.210	—	1.510	_	1.870	_	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	all sides.		300	_	250	—	208	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency (minimum limited by PLL)	•	_	150	_	125	_	104	MHz
Generic DDF	X2 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input -	- GDDR	X2_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.200	_	0.215	_	0.230	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U and	_	0.200	_	0.215	—	0.230	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	larger devices, top side only.	_	664	_	554	—	462	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK frequency			332	_	277	—	231	MHz
f <sub>SCLK</sub>	SCLK Frequency	]		166	_	139	—	116	MHz



# MachXO2 External Switching Characteristics – ZE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

			-	-3	-	2	-1		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Clocks									
Primary Cloo	cks								
f <sub>MAX_PRI</sub> <sup>8</sup>	Frequency for Primary Clock Tree	All MachXO2 devices	_	150	_	125	—	104	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All MachXO2 devices	1.00	_	1.20	_	1.40	_	ns
		MachXO2-256ZE	—	1250		1272	—	1296	ps
		MachXO2-640ZE		1161		1183	—	1206	ps
	Primary Clock Skew Within a	MachXO2-1200ZE		1213		1267	—	1322	ps
<sup>t</sup> SKEW_PRI	Device	MachXO2-2000ZE		1204		1250	—	1296	ps
		MachXO2-4000ZE		1195		1233	—	1269	ps
		MachXO2-7000ZE		1243		1268	—	1296	ps
Edge Clock									
f <sub>MAX_EDGE<sup>8</sup></sub>	Frequency for Edge Clock	MachXO2-1200 and larger devices	_	210	_	175	_	146	MHz
Pin-LUT-Pin	Propagation Delay			1	1				1
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All MachXO2 devices	_	9.35	_	9.78	_	10.21	ns
General I/O I	Pin Parameters (Using Primary	Clock without PLL)	1			1		1	
		MachXO2-256ZE		10.46	—	10.86	—	11.25	ns
		MachXO2-640ZE		10.52		10.92	—	11.32	ns
	Clock to Output – PIO Output	MachXO2-1200ZE		11.24		11.68	—	12.12	ns
t <sub>CO</sub>	Register	MachXO2-2000ZE		11.27		11.71	—	12.16	ns
		MachXO2-4000ZE		11.28		11.78	—	12.28	ns
		MachXO2-7000ZE	—	11.22		11.76	—	12.30	ns
		MachXO2-256ZE	-0.21		-0.21	—	-0.21	—	ns
		MachXO2-640ZE	-0.22	—	-0.22	—	-0.22	—	ns
	Clock to Data Setup – PIO	MachXO2-1200ZE	-0.25	—	-0.25	—	-0.25	—	ns
t <sub>SU</sub>	Input Register	MachXO2-2000ZE	-0.27	—	-0.27	—	-0.27	—	ns
		MachXO2-4000ZE	-0.31	—	-0.31		-0.31		ns
		MachXO2-7000ZE	-0.33	—	-0.33		-0.33		ns
		MachXO2-256ZE	3.96		4.25	_	4.65	_	ns
		MachXO2-640ZE	4.01		4.31	—	4.71	—	ns
+	Clock to Data Hold – PIO Input	MachXO2-1200ZE	3.95		4.29	_	4.73	_	ns
t <sub>H</sub>	Register	MachXO2-2000ZE	3.94	—	4.29	—	4.74	—	ns
		MachXO2-4000ZE	3.96		4.36	—	4.87	—	ns
		MachXO2-7000ZE	3.93		4.37	—	4.91		ns
		IVIACHAU2-7000ZE	3.93	—	4.37		4.91		

**Over Recommended Operating Conditions** 



			_	-3 -2		2	_	-1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDR	2 Outputs with Clock and Data C	Centered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	2_TX.EC	CLK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.445	_	1.760	_	2.140	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	1.445	_	1.760	_	2.140	_	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only	_	280		234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency (minimum limited by PLL)		_	140		117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency			70	_	59	—	49	MHz
Generic DDR	X4 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X4_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.270	_	0.300	_	0.330	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U	_	0.270		0.300	_	0.330	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	and larger devices, top side only	_	420		352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency			210	_	176		146	MHz
f <sub>SCLK</sub>	SCLK Frequency			53		44	—	37	MHz
Generic DDR	4 Outputs with Clock and Data C	entered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	4_TX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.873	_	1.067	_	1.319	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	0.873		1.067	_	1.319	_	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only	_	420		352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency (minimum limited by PLL)		_	210		176	_	146	MHz
f <sub>SCLK</sub>	SCLK Frequency			53	_	44	—	37	MHz
7:1 LVDS Out	tputs – GDDR71_TX.ECLK.7:1 <sup>s</sup>	, 12							
t <sub>DIB</sub>	Output Data Invalid Before CLK Output		_	0.240	_	0.270	_	0.300	ns
t <sub>DIA</sub>	Output Data Invalid After CLK Output	MachXO2-640U,	_	0.240		0.270	_	0.300	ns
f <sub>DATA</sub>	DDR71 Serial Output Data Speed	MachXO2-1200/U and larger devices,	_	420	_	352	_	292	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	top side only.		210	_	176		146	MHz
fclkout	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)		_	60	_	50	_	42	MHz



### I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	Maximum SCL clock frequency		400	kHz

1. MachXO2 supports the following modes:

• Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)

• Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)

2. Refer to the I<sup>2</sup>C specification for timing requirements.

### SPI Port Timing Specifications<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	Maximum SCK clock frequency		45	MHz

1. Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

### **Switching Test Conditions**

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

#### Figure 3-13. Output Test Load, LVTTL and LVCMOS Standards



Table 3-5. Test Fixture Required Components,	Non-Terminated Interfaces
--	---------------------------

Test Condition	R1	CL	Timing Ref.	VT
			LVTTL, LVCMOS 3.3 = 1.5 V	—
			LVCMOS 2.5 = $V_{CCIO}/2$	—
LVTTL and LVCMOS settings (L -> H, H -> L)	$\infty$	0pF	LVCMOS 1.8 = $V_{CCIO}/2$	—
			LVCMOS 1.5 = $V_{CCIO}/2$	—
			LVCMOS 1.2 = $V_{CCIO}/2$	—
LVTTL and LVCMOS 3.3 (Z -> H)			1.5 V	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)		3 0pF	1.5 V	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188		V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	opi	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)			V <sub>OH</sub> – 0.15 V	V <sub>OL</sub>
LVTTL + LVCMOS (L -> Z)	]		V <sub>OL</sub> – 0.15 V	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



	MachXO2-4000							
	84 QFN	132 csBGA	144 TQFP	184 csBGA	256 caBGA	256 ftBGA	332 caBGA	484 fpBGA
General Purpose I/O per Bank								
Bank 0	27	25	27	37	50	50	68	70
Bank 1	10	26	29	37	52	52	68	68
Bank 2	22	28	29	39	52	52	70	72
Bank 3	0	7	9	10	16	16	24	24
Bank 4	9	8	10	12	16	16	16	16
Bank 5	0	10	10	15	20	20	28	28
Total General Purpose Single Ended I/O	68	104	114	150	206	206	274	278
Differential I/O per Bank								
Bank 0	13	13	14	18	25	25	34	35
Bank 1	4	13	14	18	26	26	34	34
Bank 2	11	14	14	19	26	26	35	36
Bank 3	0	3	4	4	8	8	12	12
Bank 4	4	4	5	6	8	8	8	8
Bank 5	0	5	5	7	10	10	14	14
Total General Purpose Differential I/O	32	52	56	72	103	103	137	139
Dual Function I/O	28	37	37	37	37	37	37	37
High-speed Differential I/O	•			•			1	
Bank 0	8	8	9	8	18	18	18	18
Gearboxes	T	1		T	1	(	1	n
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	8	8	9	9	18	18	18	18
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	11	14	14	12	18	18	18	18
DQS Groups								
Bank 1	1	2	2	2	2	2	2	2
VCCIO Pins								
Bank 0	3	3	3	3	4	4	4	10
Bank 1	1	3	3	3	4	4	4	10
Bank 2	2	3	3	3	4	4	4	10
Bank 3	1	1	1	1	1	1	2	3
Bank 4	1	1	1	1	2	2	1	4
Bank 5	1	1	1	1	1	1	2	3
VCC	4	4	4	4	8	8	8	12
GND	4	10	12	16	24	24	27	48
NC	1	1	1	1	1	1	5	105
Reserved for configuration	1	1	1	1	1	1	1	1
Total Count of Bonded Pins	84	132	144	184	256	256	332	484





\_

	MachXO2-7000						
	144 TQFP	256 caBGA	256 ftBGA	332 caBGA	400 caBGA	484 fpBGA	
General Purpose I/O per Bank		1	1			1	
Bank 0	27	50	50	68	83	82	
Bank 1	29	52	52	70	84	84	
Bank 2	29	52	52	70	84	84	
Bank 3	9	16	16	24	28	28	
Bank 4	10	16	16	16	24	24	
Bank 5	10	20	20	30	32	32	
Total General Purpose Single Ended I/O	114	206	206	278	335	334	
Differential I/O per Bank							
Bank 0	14	25	25	34	42	41	
Bank 1	14	26	26	35	42	42	
Bank 2	14	26	26	35	42	42	
Bank 3	4	8	8	12	14	14	
Bank 4	5	8	8	8	12	12	
Bank 5	5	10	10	15	16	16	
Total General Purpose Differential I/O	56	103	103	139	168	167	
Dual Function I/O	37	37	37	37	37	37	
High-speed Differential I/O		-	-	-	-	-	
Bank 0	9	20	20	21	21	21	
Gearboxes							
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	9	20	20	21	21	21	
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	14	20	20	21	21	21	
DQS Groups			•		•	•	
Bank 1	2	2	2	2	2	2	
VCCIO Pins							
Bank 0	3	4	4	4	5	10	
Bank 1	3	4	4	4	5	10	
Bank 2	3	4	4	4	5	10	
Bank 3	1	1	1	2	2	3	
Bank 4	1	2	2	1	2	4	
Bank 5	1	1	1	2	2	3	
		-	-	-			
VCC	4	8	8	8	10	12	
GND	12	24	24	27	33	48	
NC	1	1	1	1	0	49	
Reserved for Configuration	1	1	1	1	1	1	
Total Count of Bonded Pins	144	256	256	332	400	484	



# MachXO2 Family Data Sheet Ordering Information

March 2017

Data Sheet DS1035

### MachXO2 Part Number Description



© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-7000ZE-1TG144C	6864	1.2 V	-1	Halogen-Free TQFP	144	COM
LCMXO2-7000ZE-2TG144C	6864	1.2 V	-2	Halogen-Free TQFP	144	COM
LCMXO2-7000ZE-3TG144C	6864	1.2 V	-3	Halogen-Free TQFP	144	COM
LCMXO2-7000ZE-1BG256C	6864	1.2 V	-1	Halogen-Free caBGA	256	COM
LCMXO2-7000ZE-2BG256C	6864	1.2 V	-2	Halogen-Free caBGA	256	COM
LCMXO2-7000ZE-3BG256C	6864	1.2 V	-3	Halogen-Free caBGA	256	COM
LCMXO2-7000ZE-1FTG256C	6864	1.2 V	-1	Halogen-Free ftBGA	256	COM
LCMXO2-7000ZE-2FTG256C	6864	1.2 V	-2	Halogen-Free ftBGA	256	COM
LCMXO2-7000ZE-3FTG256C	6864	1.2 V	-3	Halogen-Free ftBGA	256	COM
LCMXO2-7000ZE-1BG332C	6864	1.2 V	-1	Halogen-Free caBGA	332	COM
LCMXO2-7000ZE-2BG332C	6864	1.2 V	-2	Halogen-Free caBGA	332	COM
LCMXO2-7000ZE-3BG332C	6864	1.2 V	-3	Halogen-Free caBGA	332	COM
LCMXO2-7000ZE-1FG484C	6864	1.2 V	-1	Halogen-Free fpBGA	484	COM
LCMXO2-7000ZE-2FG484C	6864	1.2 V	-2	Halogen-Free fpBGA	484	COM
LCMXO2-7000ZE-3FG484C	6864	1.2 V	-3	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-1200ZE-1TG100CR11	1280	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-2TG100CR1 <sup>1</sup>	1280	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-3TG100CR1 <sup>1</sup>	1280	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-1MG132CR11	1280	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-2MG132CR1 <sup>1</sup>	1280	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-3MG132CR1 <sup>1</sup>	1280	1.2 V	-3	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-1TG144CR1 <sup>1</sup>	1280	1.2 V	-1	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-2TG144CR1 <sup>1</sup>	1280	1.2 V	-2	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-3TG144CR1 <sup>1</sup>	1280	1.2 V	-3	Halogen-Free TQFP	144	COM

1. Specifications for the "LCMXO2-1200ZE-speed package CR1" are the same as the "LCMXO2-1200ZE-speed package C" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-4000HE-4MG132I	4320	1.2 V	-4	Halogen-Free csBGA	132	IND
LCMXO2-4000HE-5MG132I	4320	1.2 V	-5	Halogen-Free csBGA	132	IND
LCMXO2-4000HE-6MG132I	4320	1.2 V	-6	Halogen-Free csBGA	132	IND
LCMXO2-4000HE-4TG144I	4320	1.2 V	-4	Halogen-Free TQFP	144	IND
LCMXO2-4000HE-5TG144I	4320	1.2 V	-5	Halogen-Free TQFP	144	IND
LCMXO2-4000HE-6TG144I	4320	1.2 V	-6	Halogen-Free TQFP	144	IND
LCMXO2-4000HE-4MG184I	4320	1.2 V	-4	Halogen-Free csBGA	184	IND
LCMXO2-4000HE-5MG184I	4320	1.2 V	-5	Halogen-Free csBGA	184	IND
LCMXO2-4000HE-6MG184I	4320	1.2 V	-6	Halogen-Free csBGA	184	IND
LCMXO2-4000HE-4BG256I	4320	1.2 V	-4	Halogen-Free caBGA	256	IND
LCMXO2-4000HE-5BG256I	4320	1.2 V	-5	Halogen-Free caBGA	256	IND
LCMXO2-4000HE-6BG256I	4320	1.2 V	-6	Halogen-Free caBGA	256	IND
LCMXO2-4000HE-4FTG256I	4320	1.2 V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-4000HE-5FTG256I	4320	1.2 V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-4000HE-6FTG256I	4320	1.2 V	-6	Halogen-Free ftBGA	256	IND
LCMXO2-4000HE-4BG332I	4320	1.2 V	-4	Halogen-Free caBGA	332	IND
LCMXO2-4000HE-5BG332I	4320	1.2 V	-5	Halogen-Free caBGA	332	IND
LCMXO2-4000HE-6BG332I	4320	1.2 V	-6	Halogen-Free caBGA	332	IND
LCMXO2-4000HE-4FG484I	4320	1.2 V	-4	Halogen-Free fpBGA	484	IND
LCMXO2-4000HE-5FG484I	4320	1.2 V	-5	Halogen-Free fpBGA	484	IND
LCMXO2-4000HE-6FG484I	4320	1.2 V	-6	Halogen-Free fpBGA	484	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-7000HE-4TG144I	6864	1.2 V	-4	Halogen-Free TQFP	144	IND
LCMXO2-7000HE-5TG144I	6864	1.2 V	-5	Halogen-Free TQFP	144	IND
LCMXO2-7000HE-6TG144I	6864	1.2 V	-6	Halogen-Free TQFP	144	IND
LCMXO2-7000HE-4BG256I	6864	1.2 V	-4	Halogen-Free caBGA	256	IND
LCMXO2-7000HE-5BG256I	6864	1.2 V	-5	Halogen-Free caBGA	256	IND
LCMXO2-7000HE-6BG256I	6864	1.2 V	-6	Halogen-Free caBGA	256	IND
LCMXO2-7000HE-4FTG256I	6864	1.2 V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-7000HE-5FTG256I	6864	1.2 V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-7000HE-6FTG256I	6864	1.2 V	-6	Halogen-Free ftBGA	256	IND
LCMXO2-7000HE-4BG332I	6864	1.2 V	-4	Halogen-Free caBGA	332	IND
LCMXO2-7000HE-5BG332I	6864	1.2 V	-5	Halogen-Free caBGA	332	IND
LCMXO2-7000HE-6BG332I	6864	1.2 V	-6	Halogen-Free caBGA	332	IND
LCMXO2-7000HE-4FG484I	6864	1.2 V	-4	Halogen-Free fpBGA	484	IND
LCMXO2-7000HE-5FG484I	6864	1.2 V	-5	Halogen-Free fpBGA	484	IND
LCMXO2-7000HE-6FG484I	6864	1.2 V	-6	Halogen-Free fpBGA	484	IND



Image: space with the second secon	Date	Version	Section	Change Summary			
Guide table.           Architecture         Added information to Standby Mode and Power Saving Options section.           Pinout Information         Added the XO2-2000 49 WLCSP in the Pinout Information Summary table.           Ordering Information         Added the XO2-2000 2E in the Pinout Information Summary table.           Ordering Information         Added the XO2-2000ZE-1UWG49CTR in Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging section.           Added and LCMXO2-2000ZE-1UWG49ITR in Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section.         Added and LCMXO2-2000ZE-1UWG49ITR in Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section.           December 2013         02.3         Architecture         Updated Information on CLKOS output divider in sysCLOCK Phase Locked Loops (PLLs) section.           DC and Switching         Updated footnote 4 in sysIO Single-Ended DC Electrical Characteristics table; Updated V <sub>IL</sub> Max. (V) data for LVCMOS 25 and LVCMOS 28.           Updated V <sub>OS</sub> test condition in sysIO Differential Electrical Characteristics - LVDS table.         Updated Supported Input Standards table.           DC and Switching         Updated Power-On-Reset Voltage Levels table.         Updated Supported Input Standards table.           June 2013         02.1         Architecture         Architecture Overview – Added information on the state of the register on power up and after configuration.           June 2013         02.1         Architecture         Architec	May 2014	2.5	Architecture	Updated TransFR description for PLL use during background Flash			
Image: section of the sectio	February 2014	02.4	Introduction				
Image: series of the series			Architecture				
Added and LCMXO2-2000ZE-1UWG49CTR in Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging section.           Added and LCMXO2-2000ZE-1UWG49ITR in Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section.           December 2013         02.3           Architecture         Updated information on CLKOS output divider in sysCLOCK Phase Locked Loops (PLLs) section.           DC and Switching Characteristics         Updated Static Supply Current – ZE Devices table.           Updated footnote 4 in sysIO Single-Ended DC Electrical Characteris tics table; Updated V <sub>IL</sub> Max. (V) data for LVCMOS 25 and LVCMOS 28.           Updated Vos test condition in sysIO Differential Electrical Characteri- istics - LVDS table.           September 2013         02.2           Oz and Switching Characteristics         Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.           Removed information on PDPR memory in RAM Mode section.         Updated Supported Input Standards table.           June 2013         02.1         Architecture         Architecture Overview – Added information on the state of the regis- ter on power up and after configuration.           sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOC KPLL Timing table.         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.			Pinout Information	Added the XO2-2000 49 WLCSP in the Pinout Information Summary table.			
Image: bit is a series of the serie			Ordering Information	Added UW49 package in MachXO2 Part Number Description.			
Industrial Grade Devices, Halogen Free (RoHS) Packaging section.           December 2013         02.3         Architecture         Updated information on CLKOS output divider in sysCLOCK Phase Locked Loops (PLLs) section.           DC and Switching Characteristics         Updated Static Supply Current – ZE Devices table.         Updated footnote 4 in sysIO Single-Ended DC Electrical Characteris tics table; Updated V <sub>IL</sub> Max. (V) data for LVCMOS 25 and LVCMOS 28.           September 2013         02.2         Architecture         Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.           Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         Removed information on PDPR memory in RAM Mode section.           Updated Supported Input Standards table.         Updated Power-On-Reset Voltage Levels table.           June 2013         02.1         Architecture         Architecture Overview – Added information on the state of the register on power up and after configuration.           SysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.         DC and Switching Characteristics         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – ED Povices and the MachXO2 External Switching Characteristics – ZE Devices tables.				Commercial Grade Devices, Halogen Free (RoHS) Packaging sec-			
DC and Switching Characteristics         Updated Static Supply Current – ZE Devices table.           Updated footnote 4 in sysIO Single-Ended DC Electrical Characteristics table; Updated footnote 4 in sysIO Single-Ended DC Electrical Characteristics table; Updated V <sub>IL</sub> Max. (V) data for LVCMOS 25 and LVCMOS 28.           September 2013         02.2         Architecture         Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.           Removed information on PDPR memory in RAM Mode section.         Updated Supported Input Standards table.           June 2013         02.1         Architecture         Architecture Overview – Added information on the state of the register on power up and after configuration.           sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.         DC and Switching Characteristics           DC and Switching Characteristics         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – ZE Devices tables.							
September 2013       02.2       Architecture       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         June 2013       02.1       Architecture       Rective Clock-Stretching feature per PCN #10A-13.         June 2013       02.1       Architecture       Architecture Clock-Stretching feature per PCN #10A-13.         June 2013       02.1       Architecture       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         June 2013       02.1       Architecture       Architecture Overview – Added information on PDPR memory in RAM Mode section.         Updated Power-On-Reset Voltage Levels table.       Updated Power-On-Reset Voltage Levels table.         June 2013       02.1       Architecture       Architecture Overview – Added information on the state of the register on power up and after configuration.         sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.       Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.	December 2013	ber 2013 02.3	Architecture				
September 2013       02.2       Architecture       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         June 2013       02.1       Architecture       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         June 2013       02.1       Architecture       Architecture Overview – Added information on PDPR memory in RAM Mode section.         Updated Supported Input Standards table.       Updated Power-On-Reset Voltage Levels table.         June 2013       02.1       Architecture       Architecture Overview – Added information on the state of the register on power up and after configuration.         sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.       Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – ZE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.				Updated Static Supply Current – ZE Devices table.			
September 2013       02.2       Architecture       Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.         Removed information on PDPR memory in RAM Mode section.       Updated Supported Input Standards table.         DC and Switching Characteristics       Updated Power-On-Reset Voltage Levels table.         June 2013       02.1       Architecture       Architecture Overview – Added information on the state of the register on power up and after configuration.         SysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.       DC and Switching Characteristics         DC and Switching Characteristics       Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.			Characteristics				
June 2013       02.1       Architecture       Architecture Overview – Added information on the state of the register on power up and after configuration.         SysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.       DC and Switching characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.				Updated $\rm V_{OS}$ test condition in sysIO Differential Electrical Characteristics - LVDS table.			
Updated Supported Input Standards table.           DC and Switching Characteristics         Updated Power-On-Reset Voltage Levels table.           June 2013         02.1         Architecture         Architecture Overview – Added information on the state of the register on power up and after configuration.           SysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.         DC and Switching Characteristics         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.	September 2013	02.2	Architecture	Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.			
DC and Switching Characteristics         Updated Power-On-Reset Voltage Levels table.           June 2013         02.1         Architecture         Architecture Overview – Added information on the state of the regis- ter on power up and after configuration.           sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.         DC and Switching Characteristics         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.				Removed information on PDPR memory in RAM Mode section.			
Characteristics       Architecture       Architecture Overview – Added information on the state of the register on power up and after configuration.         June 2013       02.1       Architecture       Architecture Overview – Added information on the state of the register on power up and after configuration.         sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.       DC and Switching Characteristics         DC and Switching Characteristics       Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.							
ter on power up and after configuration.         sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.         DC and Switching Characteristics         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.				Updated Power-On-Reset Voltage Levels table.			
Cross reference to sysCLOCK PLL Timing table.           DC and Switching Characteristics         Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.	June 2013	02.1	Architecture				
Characteristics Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.							
Power-On-Reset Voltage Levels table – Added symbols.				Switching Characteristics - HC/HE Devices and the MachXO2 Exter-			
				Power-On-Reset Voltage Levels table – Added symbols.			