
E · K Hatkice Semiconductor Corporation - <u>LCMXO2-4000HE-5TG144I Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| 2000 | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 540 |
| Number of Logic Elements/Cells | 4320 |
| Total RAM Bits | 94208 |
| Number of I/O | 114 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000he-5tg144i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-3. PFU Block Diagram



Slices

Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1 shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

| | PFU Block | | | | | |
|---------|-------------------------|-------------------------|--|--|--|--|
| Slice | Resources Modes | | | | | |
| Slice 0 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | | | | |
| Slice 1 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | | | | |
| Slice 2 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | | | | |
| Slice 3 | 2 LUT4s and 2 Registers | Logic, Ripple, ROM | | | | |

Table 2-1. Resources and Modes Available per Slice

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.



Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
 WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

| Function | Туре | Signal Names | Description |
|----------|------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | M0/M1 | Multi-purpose input |
| Input | Control signal | CE | Clock enable |
| Input | Control signal | LSR | Local set/reset |
| Input | Control signal | CLK | System clock |
| Input | Inter-PFU signal | FCIN | Fast carry in ¹ |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register outputs |
| Output | Data signals | OFX0 | Output of a LUT5 MUX |
| Output | Data signals | OFX1 | Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice |
| Output | Inter-PFU signal | FCO | Fast carry out ¹ |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.







Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.

The tri-state register blocks on the right edge contain an additional register for DDR memory operation. In DDR memory mode, the register TS input is fed into another register that is clocked using the DQSW90 signal. The output of this register is used as a tri-state control.

Input Gearbox

Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the gearbox signals.

| Name | I/O Type | Description |
|-----------|----------|--|
| D | Input | High-speed data input after programmable delay in PIO A input register block |
| ALIGNWD | Input | Data alignment signal from device core |
| SCLK | Input | Slow-speed system clock |
| ECLK[1:0] | Input | High-speed edge clock |
| RST | Input | Reset |
| Q[7:0] | Output | Low-speed data to device core: Video RX(1:7): Q[6:0] GDDRX4(1:8): Q[7:0] GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7 GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3 |



MachXO2-640U, MachXO2-1200/U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 devices contain three types of sysIO buffer pairs.

1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the left and right of the devices also have differential and referenced input buffers.

2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the bottom also have differential and referenced input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after V_{CC} and V_{CCIO} are at valid operating levels and the device has been configured.

3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two singleended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the top also have differential and referenced I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver. The referenced input buffer can also be configured as a differential input buffer.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCIO0} have reached V_{PORUP} level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pulldown to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to V_{CCIO} as the default functionality). The I/O pins will maintain the blank configuration until V_{CC} and V_{CCIO} (for I/O banks containing configuration I/Os) have reached V_{PORUP} levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

Supported Standards

The MachXO2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, and PCI. The buffer supports the LVTTL, PCI, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO2-640U, MachXO2-1200/U and higher devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO2 devices. PCI support is provided in the bottom bank of theMachXO2-640U, MachXO2-1200/U and higher density devices. Table 2-11 summarizes the I/O characteristics of the MachXO2 PLDs.

Tables 2-11 and 2-12 show the I/O standards (together with their supply and reference voltages) supported by the MachXO2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1202, MachXO2 sysIO Usage Guide.



Figure 2-20. Embedded Function Block Interface



Hardened I²C IP Core

Every MachXO2 device contains two I²C IP cores. These are the primary and secondary I²C IP cores. Either of the two cores can be configured either as an I²C master or as an I²C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I^2C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I^2C Master. The I^2C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



For more details on these embedded functions, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

User Flash Memory (UFM)

MachXO2-640/U and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I²C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

Standby Mode and Power Saving Options

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2 V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5 V V_{CC} and 3.3 V V_{CC} while the HE devices operate at 1.2 V V_{CC}.

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I²C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO2 devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



| Device Subsystem | Feature Description |
|--|--|
| Bandgap | The bandgap can be turned off in standby mode. When the Bandgap is turned off, ana- log circuitry such as the POR, PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices. |
| Power-On-Reset (POR) | The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe V_{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable. |
| On-Chip Oscillator | The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode. |
| PLL | Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off. |
| I/O Bank Controller | Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection. |
| Dynamic Clock Enable for Primary Clock Nets | Each primary clock net can be dynamically disabled to save power. |
| Power Guard | Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources. |

For more details on the standby mode refer to TN1198, Power Estimation and Management for MachXO2 Devices.

Power On Reset

MachXO2 devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO0} (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices), V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators (HC devices), V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time (t_{REFRESH}) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tristate. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below $V_{PORDNBG}$ level (with the bandgap circuitry switched on) or below $V_{PORDNSRAM}$ level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. $V_{PORDNBG}$ and $V_{PORDNSRAM}$ are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the $V_{PORDNSRAM}$ reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap or POR circuit.



Maximum sysIO Buffer Performance

| I/O Standard | Max. Speed | Units |
|--------------|------------|-------|
| LVDS25 | 400 | MHz |
| LVDS25E | 150 | MHz |
| RSDS25 | 150 | MHz |
| RSDS25E | 150 | MHz |
| BLVDS25 | 150 | MHz |
| BLVDS25E | 150 | MHz |
| MLVDS25 | 150 | MHz |
| MLVDS25E | 150 | MHz |
| LVPECL33 | 150 | MHz |
| LVPECL33E | 150 | MHz |
| SSTL25_I | 150 | MHz |
| SSTL25_II | 150 | MHz |
| SSTL25D_I | 150 | MHz |
| SSTL25D_II | 150 | MHz |
| SSTL18_I | 150 | MHz |
| SSTL18_II | 150 | MHz |
| SSTL18D_I | 150 | MHz |
| SSTL18D_II | 150 | MHz |
| HSTL18_I | 150 | MHz |
| HSTL18_II | 150 | MHz |
| HSTL18D_I | 150 | MHz |
| HSTL18D_II | 150 | MHz |
| PCI33 | 134 | MHz |
| LVTTL33 | 150 | MHz |
| LVTTL33D | 150 | MHz |
| LVCMOS33 | 150 | MHz |
| LVCMOS33D | 150 | MHz |
| LVCMOS25 | 150 | MHz |
| LVCMOS25D | 150 | MHz |
| LVCMOS25R33 | 150 | MHz |
| LVCMOS18 | 150 | MHz |
| LVCMOS18D | 150 | MHz |
| LVCMOS18R33 | 150 | MHz |
| LVCMOS18R25 | 150 | MHz |
| LVCMOS15 | 150 | MHz |
| LVCMOS15D | 150 | MHz |
| LVCMOS15R33 | 150 | MHz |
| LVCMOS15R25 | 150 | MHz |
| LVCMOS12 | 91 | MHz |
| LVCMOS12D | 91 | MHz |





| | | | - | 6 | -5 | | -4 | | |
|----------------------|---|---------------------|-------|------|-------|------|-------|------|-------|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| | | MachXO2-256HC-HE | 1.42 | — | 1.59 | — | 1.96 | — | ns |
| | | MachXO2-640HC-HE | 1.41 | — | 1.58 | — | 1.96 | — | ns |
| • | Clock to Data Setup – PIO Input Register with Data Input | MachXO2-1200HC-HE | 1.63 | | 1.79 | | 2.17 | | ns |
| ^t SU_DEL | Delay | MachXO2-2000HC-HE | 1.61 | | 1.76 | | 2.13 | | ns |
| | | MachXO2-4000HC-HE | 1.66 | — | 1.81 | — | 2.19 | — | ns |
| | | MachXO2-7000HC-HE | 1.53 | — | 1.67 | — | 2.03 | — | ns |
| | | MachXO2-256HC-HE | -0.24 | — | -0.24 | — | -0.24 | — | ns |
| | | MachXO2-640HC-HE | -0.23 | — | -0.23 | — | -0.23 | — | ns |
| • | Clock to Data Hold – PIO Input | MachXO2-1200HC-HE | -0.24 | — | -0.24 | — | -0.24 | — | ns |
| t _{H_DEL} | Register with Input Data Delay | MachXO2-2000HC-HE | -0.23 | — | -0.23 | — | -0.23 | — | ns |
| | | MachXO2-4000HC-HE | -0.25 | — | -0.25 | — | -0.25 | — | ns |
| | | MachXO2-7000HC-HE | -0.21 | _ | -0.21 | | -0.21 | — | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | All MachXO2 devices | _ | 388 | _ | 323 | _ | 269 | MHz |
| General I/O | Pin Parameters (Using Edge C | lock without PLL) | | l | | l | | | |
| | | MachXO2-1200HC-HE | _ | 7.53 | — | 7.76 | | 8.10 | ns |
| | Clock to Output – PIO Output | MachXO2-2000HC-HE | | 7.53 | — | 7.76 | | 8.10 | ns |
| t _{COE} | Register | MachXO2-4000HC-HE | | 7.45 | — | 7.68 | | 8.00 | ns |
| | | MachXO2-7000HC-HE | _ | 7.53 | — | 7.76 | | 8.10 | ns |
| | | MachXO2-1200HC-HE | -0.19 | | -0.19 | — | -0.19 | | ns |
| | Clock to Data Setup – PIO | MachXO2-2000HC-HE | -0.19 | | -0.19 | | -0.19 | | ns |
| t _{SUE} | Input Register | MachXO2-4000HC-HE | -0.16 | | -0.16 | _ | -0.16 | | ns |
| | | MachXO2-7000HC-HE | -0.19 | | -0.19 | _ | -0.19 | | ns |
| | | MachXO2-1200HC-HE | 1.97 | _ | 2.24 | | 2.52 | | ns |
| | Clock to Data Hold – PIO Input | MachXO2-2000HC-HE | 1.97 | _ | 2.24 | | 2.52 | | ns |
| t _{HE} | Register | MachXO2-4000HC-HE | 1.89 | | 2.16 | — | 2.43 | | ns |
| | | MachXO2-7000HC-HE | 1.97 | | 2.24 | — | 2.52 | | ns |
| | | MachXO2-1200HC-HE | 1.56 | | 1.69 | — | 2.05 | | ns |
| | Clock to Data Setup - PIO | MachXO2-2000HC-HE | 1.56 | | 1.69 | — | 2.05 | | ns |
| t _{SU_DELE} | Input Register with Data Input Delay | MachXO2-4000HC-HE | 1.74 | | 1.88 | | 2.25 | | ns |
| | Delay | MachXO2-7000HC-HE | 1.66 | | 1.81 | | 2.17 | | ns |
| | | MachXO2-1200HC-HE | -0.23 | | -0.23 | — | -0.23 | | ns |
| | Clock to Data Hold – PIO Input | MachXO2-2000HC-HE | -0.23 | | -0.23 | | -0.23 | | ns |
| t _{H_DELE} | Register with Input Data Delay | MachXO2-4000HC-HE | -0.34 | | -0.34 | | -0.34 | | ns |
| | | MachXO2-7000HC-HE | -0.29 | | -0.29 | | -0.29 | | ns |
| General I/O | Pin Parameters (Using Primar | | | | | | | | |
| | | MachXO2-1200HC-HE | _ | 5.97 | _ | 6.00 | _ | 6.13 | ns |
| | Clock to Output – PIO Output | MachXO2-2000HC-HE | _ | 5.98 | _ | 6.01 | _ | 6.14 | ns |
| t _{COPLL} | Register | MachXO2-4000HC-HE | _ | 5.99 | _ | 6.02 | _ | 6.16 | ns |
| | | MachXO2-7000HC-HE | _ | 6.02 | _ | 6.06 | _ | 6.20 | ns |
| | | MachXO2-1200HC-HE | 0.36 | _ | 0.36 | _ | 0.65 | _ | ns |
| | Clock to Data Setup – PIO | MachXO2-2000HC-HE | 0.36 | | 0.36 | | 0.63 | | ns |
| t _{SUPLL} | Input Register | MachXO2-4000HC-HE | 0.35 | | 0.35 | | 0.62 | | ns |
| | _ | MachXO2-7000HC-HE | 0.34 | _ | 0.34 | | 0.59 | | ns |
| | | | 0.01 | l | 0.01 | l | 0.00 | | |



| | | | _ | 6 | - | -5 | _ | 4 | |
|------------------------|--------------------------------------|--|----------|----------|-----------|-------|---------|---------|------------------------|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| | | MachXO2-1200HC-HE | 0.41 | | 0.48 | | 0.55 | | ns |
| | Clock to Data Hold – PIO Input | MachXO2-2000HC-HE | 0.42 | | 0.49 | | 0.56 | | ns |
| t _{HPLL} | Register | MachXO2-4000HC-HE | 0.43 | | 0.50 | | 0.58 | | ns |
| | | MachXO2-7000HC-HE | 0.46 | | 0.54 | | 0.62 | | ns |
| | Clock to Data Setup – PIO | MachXO2-1200HC-HE | 2.88 | — | 3.19 | — | 3.72 | — | ns |
| | | MachXO2-2000HC-HE | 2.87 | — | 3.18 | — | 3.70 | — | ns |
| ^t SU_DELPLL | Input Register with Data Input Delay | MachXO2-4000HC-HE | 2.96 | — | 3.28 | — | 3.81 | — | ns |
| | | MachXO2-7000HC-HE | 3.05 | — | 3.35 | — | 3.87 | — | ns |
| | | MachXO2-1200HC-HE | -0.83 | — | -0.83 | — | -0.83 | — | ns |
| + | Clock to Data Hold – PIO Input | MachXO2-2000HC-HE | -0.83 | — | -0.83 | — | -0.83 | — | ns |
| ^t H_DELPLL | Register with Input Data Delay | MachXO2-4000HC-HE | -0.87 | | -0.87 | — | -0.87 | | ns |
| | | MachXO2-7000HC-HE | -0.91 | | -0.91 | | -0.91 | | ns |
| Generic DDI | RX1 Inputs with Clock and Data | Aligned at Pin Using PC | LK Pin | for Cloc | k Input – | GDDR | (1_RX.S | CLK.Ali | gned ^{9, 12} |
| t _{DVA} | Input Data Valid After CLK | | — | 0.317 | | 0.344 | | 0.368 | UI |
| t _{DVE} | Input Data Hold After CLK | | 0.742 | | 0.702 | | 0.668 | | UI |
| f _{DATA} | DDRX1 Input Data Speed | all sides | | 300 | — | 250 | — | 208 | Mbps |
| f _{DDRX1} | DDRX1 SCLK Frequency | | _ | 150 | — | 125 | — | 104 | MHz |
| Generic DDF | X1 Inputs with Clock and Data C | Centered at Pin Using PC | LK Pin f | or Clock | Input – | GDDRX | 1_RX.SC | LK.Cen | tered ^{9, 12} |
| t _{SU} | Input Data Setup Before CLK | | 0.566 | | 0.560 | | 0.538 | | ns |
| t _{HO} | Input Data Hold After CLK | All MachXO2 devices, | 0.778 | — | 0.879 | | 1.090 | — | ns |
| f _{DATA} | DDRX1 Input Data Speed | all sides | _ | 300 | — | 250 | — | 208 | Mbps |
| f _{DDRX1} | DDRX1 SCLK Frequency | | _ | 150 | | 125 | | 104 | MHz |
| Generic DDF | RX2 Inputs with Clock and Data | Aligned at Pin Using PC | LK Pin 1 | or Clock | < Input – | GDDRX | 2_RX.E | CLK.Ali | gned ^{9, 12} |
| t _{DVA} | Input Data Valid After CLK | | — | 0.316 | | 0.342 | | 0.364 | UI |
| t _{DVE} | Input Data Hold After CLK | MachXO2-640U, | 0.710 | — | 0.675 | | 0.679 | — | UI |
| f _{DATA} | DDRX2 Serial Input Data Speed | MachXO2-1200/U and larger devices, | _ | 664 | _ | 554 | _ | 462 | Mbps |
| f _{DDRX2} | DDRX2 ECLK Frequency | bottom side only ¹¹ | _ | 332 | — | 277 | — | 231 | MHz |
| f _{SCLK} | SCLK Frequency | | | 166 | — | 139 | — | 116 | MHz |
| Generic DDF | X2 Inputs with Clock and Data C | entered at Pin Using PC | LK Pin f | or Clock | Input – | GDDRX | 2_RX.EC | LK.Cent | tered ^{9, 12} |
| t _{SU} | Input Data Setup Before CLK | | 0.233 | — | 0.219 | — | 0.198 | — | ns |
| t _{HO} | Input Data Hold After CLK | MachXO2-640U, MachXO2-1200/U and larger devices, | 0.287 | | 0.287 | — | 0.344 | | ns |
| f _{DATA} | DDRX2 Serial Input Data Speed | | | 664 | _ | 554 | | 462 | Mbps |
| 4 | DDRX2 ECLK Frequency | bottom side only ¹¹ | | 332 | | 277 | _ | 231 | MHz |
| f _{DDRX2} | DDI INZ LOLIN I TEQUEILUS | | | 00Z | | 211 | | 201 | |



MachXO2 External Switching Characteristics – ZE Devices^{1, 2, 3, 4, 5, 6, 7}

| MAX_PRI Tree | Description | Device All MachXO2 devices | Min. | Max. | Min. | Max. | Min. | Max. | Units |
|---|-----------------------------------|------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Frimary Clocks f _{MAX_PRI} [®] Frequer Tree turner Clock P | | All MachXO2 devices | | | | | | | |
| f _{MAX_PRI} ⁸ Frequer Tree Clock P | | All MachXO2 devices | | | | | | | |
| Tree turner turner | | All MachXO2 devices | | | | | | | |
| | ulse Width for Primary | | _ | 150 | _ | 125 | _ | 104 | MHz |
| | | All MachXO2 devices | 1.00 | _ | 1.20 | _ | 1.40 | _ | ns |
| | | MachXO2-256ZE | _ | 1250 | _ | 1272 | _ | 1296 | ps |
| | | MachXO2-640ZE | | 1161 | _ | 1183 | _ | 1206 | ps |
| . Primarv | Clock Skew Within a | MachXO2-1200ZE | | 1213 | _ | 1267 | — | 1322 | ps |
| t _{SKEW_PRI} Device | | MachXO2-2000ZE | _ | 1204 | _ | 1250 | — | 1296 | ps |
| | | MachXO2-4000ZE | | 1195 | | 1233 | _ | 1269 | ps |
| | | MachXO2-7000ZE | _ | 1243 | _ | 1268 | — | 1296 | ps |
| Edge Clock | | 1 | I | L | | L | | L | |
| f _{MAX_EDGE⁸ Frequer} | ncy for Edge Clock | MachXO2-1200 and larger devices | _ | 210 | _ | 175 | _ | 146 | MHz |
| Pin-LUT-Pin Propaga | tion Delay | | | | | | | | |
| t _{PD} Best ca through | se propagation delay one LUT-4 | All MachXO2 devices | _ | 9.35 | _ | 9.78 | _ | 10.21 | ns |
| General I/O Pin Parar | meters (Using Primary | Clock without PLL) | | | | | | | |
| | | MachXO2-256ZE | | 10.46 | | 10.86 | | 11.25 | ns |
| | Clock to Output – PIO Output | MachXO2-640ZE | | 10.52 | | 10.92 | | 11.32 | ns |
| L Clock to | | MachXO2-1200ZE | _ | 11.24 | _ | 11.68 | _ | 12.12 | ns |
| t _{CO} Registe | | MachXO2-2000ZE | _ | 11.27 | | 11.71 | | 12.16 | ns |
| | | MachXO2-4000ZE | _ | 11.28 | | 11.78 | | 12.28 | ns |
| | | MachXO2-7000ZE | _ | 11.22 | _ | 11.76 | _ | 12.30 | ns |
| | | MachXO2-256ZE | -0.21 | | -0.21 | | -0.21 | _ | ns |
| | | MachXO2-640ZE | -0.22 | | -0.22 | | -0.22 | _ | ns |
| L Clock to | Data Setup – PIO | MachXO2-1200ZE | -0.25 | | -0.25 | | -0.25 | | ns |
| t _{SU} Input Re | | MachXO2-2000ZE | -0.27 | | -0.27 | | -0.27 | | ns |
| | | MachXO2-4000ZE | -0.31 | | -0.31 | | -0.31 | | ns |
| | | MachXO2-7000ZE | -0.33 | | -0.33 | | -0.33 | _ | ns |
| | | MachXO2-256ZE | 3.96 | — | 4.25 | _ | 4.65 | _ | ns |
| | | MachXO2-640ZE | 4.01 | _ | 4.31 | _ | 4.71 | _ | ns |
| Lock to | Data Hold – PIO Input | MachXO2-1200ZE | 3.95 | _ | 4.29 | _ | 4.73 | _ | ns |
| t _H Registe | | MachXO2-2000ZE | 3.94 | _ | 4.29 | _ | 4.74 | _ | ns |
| | | MachXO2-4000ZE | 3.96 | _ | 4.36 | _ | 4.87 | _ | ns |
| | | MachXO2-7000ZE | 3.93 | _ | 4.37 | | 4.91 | _ | ns |

Over Recommended Operating Conditions



I²C Port Timing Specifications^{1, 2}

| Symbol | Parameter | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f _{MAX} | Maximum SCL clock frequency | _ | 400 | kHz |

1. MachXO2 supports the following modes:

• Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)

• Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)

2. Refer to the I²C specification for timing requirements.

SPI Port Timing Specifications¹

| Symbol | Parameter | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f _{MAX} | Maximum SCK clock frequency | _ | 45 | MHz |

1. Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

Switching Test Conditions

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

Figure 3-13. Output Test Load, LVTTL and LVCMOS Standards



| Table 3-5. Test Fixture Required Components, | Non-Terminated Interfaces |
|--|---------------------------|
|--|---------------------------|

| Test Condition | R1 | CL | Timing Ref. | VT | | | |
|--|----------|-----|---------------------------|-----------------|--|--|--|
| | | | LVTTL, LVCMOS 3.3 = 1.5 V | — | | | |
| | | | LVCMOS 2.5 = $V_{CCIO}/2$ | | | | |
| LVTTL and LVCMOS settings (L -> H, H -> L) | ∞ | 0pF | LVCMOS 1.8 = $V_{CCIO}/2$ | — | | | |
| | | | LVCMOS 1.5 = $V_{CCIO}/2$ | — | | | |
| | | | LVCMOS 1.2 = $V_{CCIO}/2$ | — | | | |
| LVTTL and LVCMOS 3.3 (Z -> H) | | | 1.5 V | V _{OL} | | | |
| LVTTL and LVCMOS 3.3 (Z -> L) | | | 1.5 V | V _{OH} | | | |
| Other LVCMOS (Z -> H) | 188 | 0pF | V _{CCIO} /2 | V _{OL} | | | |
| Other LVCMOS (Z -> L) | 100 | opi | V _{CCIO} /2 | V _{OH} | | | |
| LVTTL + LVCMOS (H -> Z) | | | V _{OH} – 0.15 V | V _{OL} | | | |
| LVTTL + LVCMOS (L -> Z) |] | | V _{OL} – 0.15 V | V _{OH} | | | |

Note: Output test conditions for all other interfaces are determined by the respective standards.





| | | M | achXO2-120 | 00 | | MachXO2-1200U |
|--|----------|-----------|------------|----------|---------------------|---------------|
| | 100 TQFP | 132 csBGA | 144 TQFP | 25 WLCSP | 32 QFN ¹ | 256 ftBGA |
| General Purpose I/O per Bank | • | • | | | | |
| Bank 0 | 18 | 25 | 27 | 11 | 9 | 50 |
| Bank 1 | 21 | 26 | 26 | 0 | 2 | 52 |
| Bank 2 | 20 | 28 | 28 | 7 | 9 | 52 |
| Bank 3 | 20 | 25 | 26 | 0 | 2 | 16 |
| Bank 4 | 0 | 0 | 0 | 0 | 0 | 16 |
| Bank 5 | 0 | 0 | 0 | 0 | 0 | 20 |
| Total General Purpose Single Ended I/O | 79 | 104 | 107 | 18 | 22 | 206 |
| Differential I/O per Bank | | | | | | |
| Bank 0 | 9 | 13 | 14 | 5 | 4 | 25 |
| Bank 1 | 10 | 13 | 13 | 0 | 1 | 26 |
| Bank 2 | 10 | 14 | 14 | 2 | 4 | 26 |
| Bank 3 | 10 | 12 | 13 | 0 | 1 | 8 |
| Bank 4 | 0 | 0 | 0 | 0 | 0 | 8 |
| Bank 5 | 0 | 0 | 0 | 0 | 0 | 10 |
| Total General Purpose Differential I/O | 39 | 52 | 54 | 7 | 10 | 103 |
| Dual Function I/O | 31 | 33 | 33 | 18 | 22 | 33 |
| High-speed Differential I/O | | | | | | |
| Bank 0 | 4 | 7 | 7 | 0 | 0 | 14 |
| Gearboxes | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 4 | 7 | 7 | 0 | 0 | 14 |
| Number of 7:1 or 8:1 Input Gearbox Avail- able (Bank 2) | 5 | 7 | 7 | 0 | 2 | 14 |
| DQS Groups | | | | | | |
| Bank 1 | 1 | 2 | 2 | 0 | 0 | 2 |
| VCCIO Pins | | | | | | |
| Bank 0 | 2 | 3 | 3 | 1 | 2 | 4 |
| Bank 1 | 2 | 3 | 3 | 0 | 1 | 4 |
| Bank 2 | 2 | 3 | 3 | 1 | 2 | 4 |
| Bank 3 | 3 | 3 | 3 | 0 | 1 | 1 |
| Bank 4 | 0 | 0 | 0 | 0 | 0 | 2 |
| Bank 5 | 0 | 0 | 0 | 0 | 0 | 1 |
| VCC | 2 | 4 | 4 | 2 | 2 | 8 |
| GND | 8 | 10 | 12 | 2 | 2 | 24 |
| NC | 1 | 1 | 8 | 0 | 0 | 1 |
| Reserved for Configuration | 1 | 1 | 1 | 1 | 1 | 1 |
| Total Count of Bonded Pins | 100 | 132 | 144 | 25 | 32 | 256 |
| 1. Lattice recommends soldering the centra | | | | | | |

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.



| | MachXO2-4000 | | | | | | | |
|---|--------------|--------------|-------------|--------------|--------------|--------------|--------------|--------------|
| | 84 QFN | 132 csBGA | 144 TQFP | 184 csBGA | 256 caBGA | 256 ftBGA | 332 caBGA | 484 fpBGA |
| General Purpose I/O per Bank | | | | | | | | |
| Bank 0 | 27 | 25 | 27 | 37 | 50 | 50 | 68 | 70 |
| Bank 1 | 10 | 26 | 29 | 37 | 52 | 52 | 68 | 68 |
| Bank 2 | 22 | 28 | 29 | 39 | 52 | 52 | 70 | 72 |
| Bank 3 | 0 | 7 | 9 | 10 | 16 | 16 | 24 | 24 |
| Bank 4 | 9 | 8 | 10 | 12 | 16 | 16 | 16 | 16 |
| Bank 5 | 0 | 10 | 10 | 15 | 20 | 20 | 28 | 28 |
| Total General Purpose Single Ended I/O | 68 | 104 | 114 | 150 | 206 | 206 | 274 | 278 |
| Differential I/O per Bank | | | | | | | | |
| Bank 0 | 13 | 13 | 14 | 18 | 25 | 25 | 34 | 35 |
| Bank 1 | 4 | 13 | 14 | 18 | 26 | 26 | 34 | 34 |
| Bank 2 | 11 | 14 | 14 | 19 | 26 | 26 | 35 | 36 |
| Bank 3 | 0 | 3 | 4 | 4 | 8 | 8 | 12 | 12 |
| Bank 4 | 4 | 4 | 5 | 6 | 8 | 8 | 8 | 8 |
| Bank 5 | 0 | 5 | 5 | 7 | 10 | 10 | 14 | 14 |
| Total General Purpose Differential I/O | 32 | 52 | 56 | 72 | 103 | 103 | 137 | 139 |
| Dual Function I/O | 28 | 37 | 37 | 37 | 37 | 37 | 37 | 37 |
| High-speed Differential I/O | | | | • | | | | |
| Bank 0 | 8 | 8 | 9 | 8 | 18 | 18 | 18 | 18 |
| Gearboxes | | | | • | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 8 | 8 | 9 | 9 | 18 | 18 | 18 | 18 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 11 | 14 | 14 | 12 | 18 | 18 | 18 | 18 |
| DQS Groups | 1 | 1 | | | | | | |
| Bank 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | | | |
| Bank 0 | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 1 | 1 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 2 | 2 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 3 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 |
| Bank 4 | 1 | 1 | 1 | 1 | 2 | 2 | 1 | 4 |
| Bank 5 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 |
| VCC | 4 | 4 | 4 | 4 | 8 | 8 | 8 | 12 |
| GND | 4 | 10 | 12 | 16 | 24 | 24 | 27 | 48 |
| NC | 1 | 1 | 1 | 1 | 1 | 1 | 5 | 105 |
| Reserved for configuration | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| liebel ved for bernigaration | | | | | | | | |





_

| | MachXO2-7000 | | | | | |
|---|--------------|-----------|-----------|-----------|-----------|-----------|
| | 144 TQFP | 256 caBGA | 256 ftBGA | 332 caBGA | 400 caBGA | 484 fpBGA |
| General Purpose I/O per Bank | | 1 | 1 | | | 1 |
| Bank 0 | 27 | 50 | 50 | 68 | 83 | 82 |
| Bank 1 | 29 | 52 | 52 | 70 | 84 | 84 |
| Bank 2 | 29 | 52 | 52 | 70 | 84 | 84 |
| Bank 3 | 9 | 16 | 16 | 24 | 28 | 28 |
| Bank 4 | 10 | 16 | 16 | 16 | 24 | 24 |
| Bank 5 | 10 | 20 | 20 | 30 | 32 | 32 |
| Total General Purpose Single Ended I/O | 114 | 206 | 206 | 278 | 335 | 334 |
| Differential I/O per Bank | | | | | | |
| Bank 0 | 14 | 25 | 25 | 34 | 42 | 41 |
| Bank 1 | 14 | 26 | 26 | 35 | 42 | 42 |
| Bank 2 | 14 | 26 | 26 | 35 | 42 | 42 |
| Bank 3 | 4 | 8 | 8 | 12 | 14 | 14 |
| Bank 4 | 5 | 8 | 8 | 8 | 12 | 12 |
| Bank 5 | 5 | 10 | 10 | 15 | 16 | 16 |
| Total General Purpose Differential I/O | 56 | 103 | 103 | 139 | 168 | 167 |
| Dual Function I/O | 37 | 37 | 37 | 37 | 37 | 37 |
| High-speed Differential I/O | | - | - | - | _ | - |
| Bank 0 | 9 | 20 | 20 | 21 | 21 | 21 |
| Gearboxes | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 9 | 20 | 20 | 21 | 21 | 21 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 14 | 20 | 20 | 21 | 21 | 21 |
| DQS Groups | | | | | • | • |
| Bank 1 | 2 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | |
| Bank 0 | 3 | 4 | 4 | 4 | 5 | 10 |
| Bank 1 | 3 | 4 | 4 | 4 | 5 | 10 |
| Bank 2 | 3 | 4 | 4 | 4 | 5 | 10 |
| Bank 3 | 1 | 1 | 1 | 2 | 2 | 3 |
| Bank 4 | 1 | 2 | 2 | 1 | 2 | 4 |
| Bank 5 | 1 | 1 | 1 | 2 | 2 | 3 |
| 200 | | | | | | 4.0 |
| VCC | 4 | 8 | 8 | 8 | 10 | 12 |
| GND | 12 | 24 | 24 | 27 | 33 | 48 |
| NC | 1 | 1 | 1 | 1 | 0 | 49 |
| Reserved for Configuration | 1 | 1 | 1 | 1 | 1 | 1 |
| Total Count of Bonded Pins | 144 | 256 | 256 | 332 | 400 | 484 |



MachXO2 Family Data Sheet Ordering Information

March 2017

Data Sheet DS1035

MachXO2 Part Number Description



© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32C | 256 | 2.5 V / 3.3 V | -4 | Halogen-Free QFN | 32 | COM |
| LCMXO2-256HC-5SG32C | 256 | 2.5 V / 3.3 V | -5 | Halogen-Free QFN | 32 | COM |
| LCMXO2-256HC-6SG32C | 256 | 2.5 V / 3.3 V | -6 | Halogen-Free QFN | 32 | COM |
| LCMXO2-256HC-4SG48C | 256 | 2.5 V / 3.3 V | -4 | Halogen-Free QFN | 48 | COM |
| LCMXO2-256HC-5SG48C | 256 | 2.5 V / 3.3 V | -5 | Halogen-Free QFN | 48 | COM |
| LCMXO2-256HC-6SG48C | 256 | 2.5 V / 3.3 V | -6 | Halogen-Free QFN | 48 | COM |
| LCMXO2-256HC-4UMG64C | 256 | 2.5 V / 3.3 V | -4 | Halogen-Free ucBGA | 64 | COM |
| LCMXO2-256HC-5UMG64C | 256 | 2.5 V / 3.3 V | -5 | Halogen-Free ucBGA | 64 | COM |
| LCMXO2-256HC-6UMG64C | 256 | 2.5 V / 3.3 V | -6 | Halogen-Free ucBGA | 64 | COM |
| LCMXO2-256HC-4TG100C | 256 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-256HC-5TG100C | 256 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-256HC-6TG100C | 256 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-256HC-4MG132C | 256 | 2.5 V / 3.3 V | -4 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-256HC-5MG132C | 256 | 2.5 V / 3.3 V | -5 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-256HC-6MG132C | 256 | 2.5 V / 3.3 V | -6 | Halogen-Free csBGA | 132 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48C | 640 | 2.5 V / 3.3 V | -4 | Halogen-Free QFN | 48 | COM |
| LCMXO2-640HC-5SG48C | 640 | 2.5 V / 3.3 V | -5 | Halogen-Free QFN | 48 | COM |
| LCMXO2-640HC-6SG48C | 640 | 2.5 V / 3.3 V | -6 | Halogen-Free QFN | 48 | COM |
| LCMXO2-640HC-4TG100C | 640 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-640HC-5TG100C | 640 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-640HC-6TG100C | 640 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-640HC-4MG132C | 640 | 2.5 V / 3.3 V | -4 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-640HC-5MG132C | 640 | 2.5 V / 3.3 V | -5 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-640HC-6MG132C | 640 | 2.5 V / 3.3 V | -6 | Halogen-Free csBGA | 132 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144C | 640 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-640UHC-5TG144C | 640 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-640UHC-6TG144C | 640 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 144 | COM |



| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4SG32I | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free QFN | 32 | IND |
| LCMXO2-1200HC-5SG32I | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free QFN | 32 | IND |
| LCMXO2-1200HC-6SG32I | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free QFN | 32 | IND |
| LCMXO2-1200HC-4TG100I | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-5TG100I | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-6TG100I | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-4MG132I | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-5MG132I | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-6MG132I | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-4TG144I | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-5TG144I | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-6TG144I | 1280 | 2.5 V/ 3.3 V | -6 | Halogen-Free TQFP | 144 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200UHC-4FTG256I | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-1200UHC-5FTG256I | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-1200UHC-6FTG256I | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HC-4TG100I | 2112 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-2000HC-5TG100I | 2112 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-2000HC-6TG100I | 2112 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-2000HC-4MG132I | 2112 | 2.5 V / 3.3 V | -4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-2000HC-5MG132I | 2112 | 2.5 V / 3.3 V | -5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-2000HC-6MG132I | 2112 | 2.5 V / 3.3 V | -6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-2000HC-4TG144I | 2112 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-2000HC-5TG144I | 2112 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-2000HC-6TG144I | 2112 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-2000HC-4BG256I | 2112 | 2.5 V / 3.3 V | -4 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-2000HC-5BG256I | 2112 | 2.5 V / 3.3 V | -5 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-2000HC-6BG256I | 2112 | 2.5 V / 3.3 V | -6 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-2000HC-4FTG256I | 2112 | 2.5 V / 3.3 V | -4 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-2000HC-5FTG256I | 2112 | 2.5 V / 3.3 V | -5 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-2000HC-6FTG256I | 2112 | 2.5 V / 3.3 V | -6 | Halogen-Free ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHC-4FG484I | 2112 | 2.5 V / 3.3 V | -4 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-2000UHC-5FG484I | 2112 | 2.5 V / 3.3 V | -5 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-2000UHC-6FG484I | 2112 | 2.5 V / 3.3 V | -6 | Halogen-Free fpBGA | 484 | IND |



| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100IR11 | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-5TG100IR11 | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-6TG100IR11 | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-4MG132IR11 | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-5MG132IR1 ¹ | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-6MG132IR1 ¹ | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-4TG144IR11 | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-5TG144IR1 ¹ | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-6TG144IR11 | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 144 | IND |

1. Specifications for the "LCMXO2-1200HC-speed package IR1" are the same as the "LCMXO2-1200ZE-speed package I" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



| Date | Version | Section | Change Summary | | | |
|-------------------|-------------------------------------|---|--|--|--|--|
| January 2013 02.0 | | Introduction | Updated the total number IOs to include JTAGENB. | | | |
| | Architecture | Supported Output Standards table – Added 3.3 V_{CCIO} (Typ.) to LVDS row. | | | | |
| | | Changed SRAM CRC Error Detection to Soft Error Detection. | | | | |
| | DC and Switching Characteristics | Power Supply Ramp Rates table – Updated Units column for t _{RAMP} symbol. | | | | |
| | | | Added new Maximum sysIO Buffer Performance table. | | | |
| | | sysCLOCK PLL Timing table – Updated Min. column values for $f_{IN}, f_{OUT}, f_{OUT2}$ and f_{PFD} parameters. Added t_{SPO} parameter. Updated footnote 6. | | | | |
| | | MachXO2 Oscillator Output Frequency table – Updated symbol name | | | | |
| | | for t _{STABLEOSC} . | | | | |
| | | DC Electrical Characteristics table – Updated conditions for ${\rm I}_{\rm IL,}~{\rm I}_{\rm IH}$ symbols. | | | | |
| | | | Corrected parameters tDQVBS and tDQVAS | | | |
| | | Corrected MachXO2 ZE parameters tDVADQ and tDVEDQ | | | | |
| | | Pinout Information | Included the MachXO2-4000HE 184 csBGA package. | | | |
| | | Ordering Information | Updated part number. | | | |
| April 2012 | 01.9 | Architecture | Removed references to TN1200. | | | |
| | | Ordering Information | Updated the Device Status portion of the MachXO2 Part Number Description to include the 50 parts per reel for the WLCSP package. | | | |
| | | | Added new part number and footnote 2 for LCMXO2-1200ZE- 1UWG25ITR50. | | | |
| | | Updated footnote 1 for LCMXO2-1200ZE-1UWG25ITR. | | | | |
| | | Supplemental Information | Removed references to TN1200. | | | |
| March 2012 01.8 | Introduction | Added 32 QFN packaging information to Features bullets and MachXO2 Family Selection Guide table. | | | | |
| | | DC and Switching Characteristics | Changed 'STANDBY' to 'USERSTDBY' in Standby Mode timing dia- gram. | | | |
| | | Pinout Information | Removed footnote from Pin Information Summary tables. | | | |
| | | | Added 32 QFN package to Pin Information Summary table. | | | |
| | | Ordering Information | Updated Part Number Description and Ordering Information tables for 32 QFN package. | | | |
| | | Updated topside mark diagram in the Ordering Information section. | | | | |