




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                               |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                        |
| Number of LABs/CLBs            | 540                                                                                                                                                                           |
| Number of Logic Elements/Cells | 4320                                                                                                                                                                          |
| Total RAM Bits                 | 94208                                                                                                                                                                         |
| Number of I/O                  | 68                                                                                                                                                                            |
| Number of Gates                | -                                                                                                                                                                             |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                                                 |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                               |
| Package / Case                 | 84-VFQFN Dual Rows, Exposed Pad                                                                                                                                               |
| Supplier Device Package        | 84-QFN (7x7)                                                                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000ze-3qn84c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000ze-3qn84c</a> |

**Table 1-1. MachXO2™ Family Selection Guide**


|                                                         |                 | XO2-256   | XO2-640 | XO2-640U <sup>1</sup> | XO2-1200 | XO2-1200U <sup>1</sup> | XO2-2000 | XO2-2000U <sup>1</sup> | XO2-4000 | XO2-7000 |
|---------------------------------------------------------|-----------------|-----------|---------|-----------------------|----------|------------------------|----------|------------------------|----------|----------|
| LUTs                                                    |                 | 256       | 640     | 640                   | 1280     | 1280                   | 2112     | 2112                   | 4320     | 6864     |
| Distributed RAM (kbits)                                 |                 | 2         | 5       | 5                     | 10       | 10                     | 16       | 16                     | 34       | 54       |
| EBR SRAM (kbits)                                        |                 | 0         | 18      | 64                    | 64       | 74                     | 74       | 92                     | 92       | 240      |
| Number of EBR SRAM Blocks (9 kbits/block)               |                 | 0         | 2       | 7                     | 7        | 8                      | 8        | 10                     | 10       | 26       |
| UFM (kbits)                                             |                 | 0         | 24      | 64                    | 64       | 80                     | 80       | 96                     | 96       | 256      |
| Device Options:                                         | HC <sup>2</sup> | Yes       | Yes     | Yes                   | Yes      | Yes                    | Yes      | Yes                    | Yes      | Yes      |
|                                                         | HE <sup>3</sup> |           |         |                       |          |                        | Yes      | Yes                    | Yes      | Yes      |
|                                                         | ZE <sup>4</sup> | Yes       | Yes     |                       | Yes      |                        | Yes      |                        | Yes      | Yes      |
| Number of PLLs                                          |                 | 0         | 0       | 1                     | 1        | 1                      | 1        | 2                      | 2        | 2        |
| Hardened Functions:                                     | I2C             | 2         | 2       | 2                     | 2        | 2                      | 2        | 2                      | 2        | 2        |
|                                                         | SPI             | 1         | 1       | 1                     | 1        | 1                      | 1        | 1                      | 1        | 1        |
|                                                         | Timer/Counter   | 1         | 1       | 1                     | 1        | 1                      | 1        | 1                      | 1        | 1        |
| <b>Packages</b>                                         |                 | <b>IO</b> |         |                       |          |                        |          |                        |          |          |
| 25-ball WLCSP <sup>5</sup><br>(2.5 mm x 2.5 mm, 0.4 mm) |                 |           |         |                       | 18       |                        |          |                        |          |          |
| 32 QFN <sup>6</sup><br>(5 mm x 5 mm, 0.5 mm)            |                 | 21        |         |                       | 21       |                        |          |                        |          |          |
| 48 QFN <sup>8,9</sup><br>(7 mm x 7 mm, 0.5 mm)          |                 | 40        | 40      |                       |          |                        |          |                        |          |          |
| 49-ball WLCSP <sup>5</sup><br>(3.2 mm x 3.2 mm, 0.4 mm) |                 |           |         |                       |          |                        | 38       |                        |          |          |
| 64-ball ucBGA<br>(4 mm x 4 mm, 0.4 mm)                  |                 | 44        |         |                       |          |                        |          |                        |          |          |
| 84 QFN <sup>7</sup><br>(7 mm x 7 mm, 0.5 mm)            |                 |           |         |                       |          |                        |          |                        | 68       |          |
| 100-pin TQFP<br>(14 mm x 14 mm)                         |                 | 55        | 78      |                       | 79       |                        | 79       |                        |          |          |
| 132-ball csBGA<br>(8 mm x 8 mm, 0.5 mm)                 |                 | 55        | 79      |                       | 104      |                        | 104      |                        | 104      |          |
| 144-pin TQFP<br>(20 mm x 20 mm)                         |                 |           |         | 107                   | 107      |                        | 111      |                        | 114      | 114      |
| 184-ball csBGA <sup>7</sup><br>(8 mm x 8 mm, 0.5 mm)    |                 |           |         |                       |          |                        |          |                        | 150      |          |
| 256-ball caBGA<br>(14 mm x 14 mm, 0.8 mm)               |                 |           |         |                       |          |                        | 206      |                        | 206      | 206      |
| 256-ball ftBGA<br>(17 mm x 17 mm, 1.0 mm)               |                 |           |         |                       |          | 206                    | 206      |                        | 206      | 206      |
| 332-ball caBGA<br>(17 mm x 17 mm, 0.8 mm)               |                 |           |         |                       |          |                        |          |                        | 274      | 278      |
| 484-ball ftBGA<br>(23 mm x 23 mm, 1.0 mm)               |                 |           |         |                       |          |                        | 278      |                        | 278      | 334      |

1. Ultra high I/O device.
2. High performance with regulator – VCC = 2.5 V, 3.3 V
3. High performance without regulator – V<sub>CC</sub> = 1.2 V
4. Low power without regulator – V<sub>CC</sub> = 1.2 V
5. WLCSP package only available for ZE devices.
6. 32 QFN package only available for HC and ZE devices.
7. 184 csBGA package only available for HE devices.
8. 48-pin QFN information is 'Advanced'.
9. 48 QFN package only available for HC devices.

## Architecture Overview


The MachXO2 family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). The larger logic density devices in this family have sysCLOCK™ PLLs and blocks of sysMEM Embedded Block RAM (EBRs). Figure 2-1 and Figure 2-2 show the block diagrams of the various family members.

**Figure 2-1. Top View of the MachXO2-1200 Device**




Note: MachXO2-256, and MachXO2-640/U are similar to MachXO2-1200. MachXO2-256 has a lower LUT count and no PLL or EBR blocks. MachXO2-640 has no PLL, a lower LUT count and two EBR blocks. MachXO2-640U has a lower LUT count, one PLL and seven EBR blocks.

**Figure 2-2. Top View of the MachXO2-4000 Device**




Note: MachXO2-1200U, MachXO2-2000/U and MachXO2-7000 are similar to MachXO2-4000. MachXO2-1200U and MachXO2-2000 have a lower LUT count, one PLL, and eight EBR blocks. MachXO2-2000U has a lower LUT count, two PLLs, and 10 EBR blocks. MachXO2-7000 has a higher LUT count, two PLLs, and 26 EBR blocks.


**Figure 2-18. MachXO2-1200U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 Banks**



**Figure 2-19. MachXO2-256, MachXO2-640/U and MachXO2-1200 Banks**



**Figure 2-20. Embedded Function Block Interface**



## Hardened I<sup>2</sup>C IP Core

Every MachXO2 device contains two I<sup>2</sup>C IP cores. These are the primary and secondary I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I<sup>2</sup>C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I<sup>2</sup>C Master. The I<sup>2</sup>C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface

**Programming and Erase Flash Supply Current – ZE Devices<sup>1, 2, 3, 4</sup>**

| Symbol     | Parameter                      | Device        | Typ. <sup>5</sup> | Units |
|------------|--------------------------------|---------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply              | LCMXO2-256ZE  | 13                | mA    |
|            |                                | LCMXO2-640ZE  | 14                | mA    |
|            |                                | LCMXO2-1200ZE | 15                | mA    |
|            |                                | LCMXO2-2000ZE | 17                | mA    |
|            |                                | LCMXO2-4000ZE | 18                | mA    |
|            |                                | LCMXO2-7000ZE | 20                | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>6</sup> | All devices   | 0                 | mA    |

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

2. Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5.  $T_J = 25^\circ\text{C}$ , power supplies at nominal voltage.

6. Per bank.  $V_{CCIO} = 2.5\text{ V}$ . Does not include pull-up/pull-down.

## Typical Building Block Function Performance – ZE Devices<sup>1</sup>

### Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

| Function               | –3 Timing | Units |
|------------------------|-----------|-------|
| <b>Basic Functions</b> |           |       |
| 16-bit decoder         | 13.9      | ns    |
| 4:1 MUX                | 10.9      | ns    |
| 16:1 MUX               | 12.0      | ns    |

### Register-to-Register Performance

| Function                                                                     | –3 Timing | Units |
|------------------------------------------------------------------------------|-----------|-------|
| <b>Basic Functions</b>                                                       |           |       |
| 16:1 MUX                                                                     | 191       | MHz   |
| 16-bit adder                                                                 | 134       | MHz   |
| 16-bit counter                                                               | 148       | MHz   |
| 64-bit counter                                                               | 77        | MHz   |
| <b>Embedded Memory Functions</b>                                             |           |       |
| 1024x9 True-Dual Port RAM<br>(Write Through or Normal, EBR output registers) | 90        | MHz   |
| <b>Distributed Memory Functions</b>                                          |           |       |
| 16x4 Pseudo-Dual Port RAM (one PFU)                                          | 214       | MHz   |

1. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

## Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

### MachXO2 External Switching Characteristics – HC/HE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

Over Recommended Operating Conditions

| Parameter                                                    | Description                                   | Device                          | –6    |      | –5    |      | –4    |      | Units |
|--------------------------------------------------------------|-----------------------------------------------|---------------------------------|-------|------|-------|------|-------|------|-------|
|                                                              |                                               |                                 | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |
| Clocks                                                       |                                               |                                 |       |      |       |      |       |      |       |
| Primary Clocks                                               |                                               |                                 |       |      |       |      |       |      |       |
| f <sub>MAX_PRI</sub> <sup>8</sup>                            | Frequency for Primary Clock Tree              | All MachXO2 devices             | —     | 388  | —     | 323  | —     | 269  | MHz   |
| t <sub>W_PRI</sub>                                           | Clock Pulse Width for Primary Clock           | All MachXO2 devices             | 0.5   | —    | 0.6   | —    | 0.7   | —    | ns    |
| t <sub>SKEW_PRI</sub>                                        | Primary Clock Skew Within a Device            | MachXO2-256HC-HE                | —     | 912  | —     | 939  | —     | 975  | ps    |
|                                                              |                                               | MachXO2-640HC-HE                | —     | 844  | —     | 871  | —     | 908  | ps    |
|                                                              |                                               | MachXO2-1200HC-HE               | —     | 868  | —     | 902  | —     | 951  | ps    |
|                                                              |                                               | MachXO2-2000HC-HE               | —     | 867  | —     | 897  | —     | 941  | ps    |
|                                                              |                                               | MachXO2-4000HC-HE               | —     | 865  | —     | 892  | —     | 931  | ps    |
|                                                              |                                               | MachXO2-7000HC-HE               | —     | 902  | —     | 942  | —     | 989  | ps    |
| Edge Clock                                                   |                                               |                                 |       |      |       |      |       |      |       |
| f <sub>MAX_EDGE</sub> <sup>8</sup>                           | Frequency for Edge Clock                      | MachXO2-1200 and larger devices | —     | 400  | —     | 333  | —     | 278  | MHz   |
| Pin-LUT-Pin Propagation Delay                                |                                               |                                 |       |      |       |      |       |      |       |
| t <sub>PD</sub>                                              | Best case propagation delay through one LUT-4 | All MachXO2 devices             | —     | 6.72 | —     | 6.96 | —     | 7.24 | ns    |
| General I/O Pin Parameters (Using Primary Clock without PLL) |                                               |                                 |       |      |       |      |       |      |       |
| t <sub>CO</sub>                                              | Clock to Output – PIO Output Register         | MachXO2-256HC-HE                | —     | 7.13 | —     | 7.30 | —     | 7.57 | ns    |
|                                                              |                                               | MachXO2-640HC-HE                | —     | 7.15 | —     | 7.30 | —     | 7.57 | ns    |
|                                                              |                                               | MachXO2-1200HC-HE               | —     | 7.44 | —     | 7.64 | —     | 7.94 | ns    |
|                                                              |                                               | MachXO2-2000HC-HE               | —     | 7.46 | —     | 7.66 | —     | 7.96 | ns    |
|                                                              |                                               | MachXO2-4000HC-HE               | —     | 7.51 | —     | 7.71 | —     | 8.01 | ns    |
|                                                              |                                               | MachXO2-7000HC-HE               | —     | 7.54 | —     | 7.75 | —     | 8.06 | ns    |
| t <sub>SU</sub>                                              | Clock to Data Setup – PIO Input Register      | MachXO2-256HC-HE                | –0.06 | —    | –0.06 | —    | –0.06 | —    | ns    |
|                                                              |                                               | MachXO2-640HC-HE                | –0.06 | —    | –0.06 | —    | –0.06 | —    | ns    |
|                                                              |                                               | MachXO2-1200HC-HE               | –0.17 | —    | –0.17 | —    | –0.17 | —    | ns    |
|                                                              |                                               | MachXO2-2000HC-HE               | –0.20 | —    | –0.20 | —    | –0.20 | —    | ns    |
|                                                              |                                               | MachXO2-4000HC-HE               | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
|                                                              |                                               | MachXO2-7000HC-HE               | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
| t <sub>H</sub>                                               | Clock to Data Hold – PIO Input Register       | MachXO2-256HC-HE                | 1.75  | —    | 1.95  | —    | 2.16  | —    | ns    |
|                                                              |                                               | MachXO2-640HC-HE                | 1.75  | —    | 1.95  | —    | 2.16  | —    | ns    |
|                                                              |                                               | MachXO2-1200HC-HE               | 1.88  | —    | 2.12  | —    | 2.36  | —    | ns    |
|                                                              |                                               | MachXO2-2000HC-HE               | 1.89  | —    | 2.13  | —    | 2.37  | —    | ns    |
|                                                              |                                               | MachXO2-4000HC-HE               | 1.94  | —    | 2.18  | —    | 2.43  | —    | ns    |
|                                                              |                                               | MachXO2-7000HC-HE               | 1.98  | —    | 2.23  | —    | 2.49  | —    | ns    |



| Parameter              | Description                           | Device                                                            | -6    |       | -5    |       | -4    |       | Units |
|------------------------|---------------------------------------|-------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|-------|
|                        |                                       |                                                                   | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| LPDDR <sup>9, 12</sup> |                                       |                                                                   |       |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.369 | —     | 0.395 | —     | 0.421 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS Input       |                                                                   | 0.529 | —     | 0.530 | —     | 0.527 | —     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before DQS Output |                                                                   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS Output  |                                                                   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| f <sub>DATA</sub>      | MEM LPDDR Serial Data Speed           |                                                                   | —     | 280   | —     | 250   | —     | 208   | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                        |                                                                   | —     | 140   | —     | 125   | —     | 104   | MHz   |
| f <sub>LPDDR</sub>     | LPDDR Data Transfer Rate              |                                                                   | 0     | 280   | 0     | 250   | 0     | 208   | Mbps  |
| DDR <sup>9, 12</sup>   |                                       |                                                                   |       |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.350 | —     | 0.387 | —     | 0.414 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS Input       |                                                                   | 0.545 | —     | 0.538 | —     | 0.532 | —     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before DQS Output |                                                                   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS Output  |                                                                   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| f <sub>DATA</sub>      | MEM DDR Serial Data Speed             |                                                                   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                        |                                                                   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| f <sub>MEM_DDR</sub>   | MEM DDR Data Transfer Rate            |                                                                   | N/A   | 300   | N/A   | 250   | N/A   | 208   | Mbps  |
| DDR2 <sup>9, 12</sup>  |                                       |                                                                   |       |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.360 | —     | 0.378 | —     | 0.406 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS Input       |                                                                   | 0.555 | —     | 0.549 | —     | 0.542 | —     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before DQS Output |                                                                   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS Output  |                                                                   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| f <sub>DATA</sub>      | MEM DDR Serial Data Speed             |                                                                   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                        |                                                                   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| f <sub>MEM_DDR2</sub>  | MEM DDR2 Data Transfer Rate           |                                                                   | N/A   | 300   | N/A   | 250   | N/A   | 208   | Mbps  |

- Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.
- General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.
- Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).
- DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.
- 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).
- For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .
- The  $t_{SU\_DEL}$  and  $t_{H\_DEL}$  values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).
- This number for general purpose usage. Duty cycle tolerance is +/- 10%.
- Duty cycle is +/-5% for system usage.
- The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.
- High-speed DDR and LVDS not supported in SG32 (32 QFN) packages.
- Advance information for MachXO2 devices in 48 QFN packages.
- DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.

| Parameter                                                                                                                          | Description                                                    | Device                                                                          | -3    |       | -2    |       | -1    |       | Units |
|------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|---------------------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|-------|
|                                                                                                                                    |                                                                |                                                                                 | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| t <sub>HPLL</sub>                                                                                                                  | Clock to Data Hold – PIO Input Register                        | MachXO2-1200ZE                                                                  | 0.66  | —     | 0.68  | —     | 0.80  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-2000ZE                                                                  | 0.68  | —     | 0.70  | —     | 0.83  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-4000ZE                                                                  | 0.68  | —     | 0.71  | —     | 0.84  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-7000ZE                                                                  | 0.73  | —     | 0.74  | —     | 0.87  | —     | ns    |
| t <sub>SU_DELPLL</sub>                                                                                                             | Clock to Data Setup – PIO Input Register with Data Input Delay | MachXO2-1200ZE                                                                  | 5.14  | —     | 5.69  | —     | 6.20  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-2000ZE                                                                  | 5.11  | —     | 5.67  | —     | 6.17  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-4000ZE                                                                  | 5.27  | —     | 5.84  | —     | 6.35  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-7000ZE                                                                  | 5.15  | —     | 5.71  | —     | 6.23  | —     | ns    |
| t <sub>H_DELPLL</sub>                                                                                                              | Clock to Data Hold – PIO Input Register with Input Data Delay  | MachXO2-1200ZE                                                                  | –1.36 | —     | –1.36 | —     | –1.36 | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-2000ZE                                                                  | –1.35 | —     | –1.35 | —     | –1.35 | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-4000ZE                                                                  | –1.43 | —     | –1.43 | —     | –1.43 | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-7000ZE                                                                  | –1.41 | —     | –1.41 | —     | –1.41 | —     | ns    |
| Generic DDRX1 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX1_RX.SCLK.Aligned <sup>9, 12</sup>   |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>DVA</sub>                                                                                                                   | Input Data Valid After CLK                                     | All MachXO2 devices, all sides                                                  | —     | 0.382 | —     | 0.401 | —     | 0.417 | UI    |
| t <sub>DVE</sub>                                                                                                                   | Input Data Hold After CLK                                      |                                                                                 | 0.670 | —     | 0.684 | —     | 0.693 | —     | UI    |
| f <sub>DATA</sub>                                                                                                                  | DDRX1 Input Data Speed                                         |                                                                                 | —     | 140   | —     | 116   | —     | 98    | Mbps  |
| f <sub>DDRX1</sub>                                                                                                                 | DDRX1 SCLK Frequency                                           |                                                                                 | —     | 70    | —     | 58    | —     | 49    | MHz   |
| Generic DDRX1 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX1_RX.SCLK.Centered <sup>9, 12</sup> |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>SU</sub>                                                                                                                    | Input Data Setup Before CLK                                    | All MachXO2 devices, all sides                                                  | 1.319 | —     | 1.412 | —     | 1.462 | —     | ns    |
| t <sub>HO</sub>                                                                                                                    | Input Data Hold After CLK                                      |                                                                                 | 0.717 | —     | 1.010 | —     | 1.340 | —     | ns    |
| f <sub>DATA</sub>                                                                                                                  | DDRX1 Input Data Speed                                         |                                                                                 | —     | 140   | —     | 116   | —     | 98    | Mbps  |
| f <sub>DDRX1</sub>                                                                                                                 | DDRX1 SCLK Frequency                                           |                                                                                 | —     | 70    | —     | 58    | —     | 49    | MHz   |
| Generic DDRX2 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX2_RX.ECLK.Aligned <sup>9, 12</sup>   |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>DVA</sub>                                                                                                                   | Input Data Valid After CLK                                     | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only <sup>11</sup> | —     | 0.361 | —     | 0.346 | —     | 0.334 | UI    |
| t <sub>DVE</sub>                                                                                                                   | Input Data Hold After CLK                                      |                                                                                 | 0.602 | —     | 0.625 | —     | 0.648 | —     | UI    |
| f <sub>DATA</sub>                                                                                                                  | DDRX2 Serial Input Data Speed                                  |                                                                                 | —     | 280   | —     | 234   | —     | 194   | Mbps  |
| f <sub>DDRX2</sub>                                                                                                                 | DDRX2 ECLK Frequency                                           |                                                                                 | —     | 140   | —     | 117   | —     | 97    | MHz   |
| f <sub>SCLK</sub>                                                                                                                  | SCLK Frequency                                                 |                                                                                 | —     | 70    | —     | 59    | —     | 49    | MHz   |
| Generic DDRX2 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_RX.ECLK.Centered <sup>9, 12</sup> |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>SU</sub>                                                                                                                    | Input Data Setup Before CLK                                    | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only <sup>11</sup> | 0.472 | —     | 0.672 | —     | 0.865 | —     | ns    |
| t <sub>HO</sub>                                                                                                                    | Input Data Hold After CLK                                      |                                                                                 | 0.363 | —     | 0.501 | —     | 0.743 | —     | ns    |
| f <sub>DATA</sub>                                                                                                                  | DDRX2 Serial Input Data Speed                                  |                                                                                 | —     | 280   | —     | 234   | —     | 194   | Mbps  |
| f <sub>DDRX2</sub>                                                                                                                 | DDRX2 ECLK Frequency                                           |                                                                                 | —     | 140   | —     | 117   | —     | 97    | MHz   |
| f <sub>SCLK</sub>                                                                                                                  | SCLK Frequency                                                 |                                                                                 | —     | 70    | —     | 59    | —     | 49    | MHz   |
| Generic DDR4 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input - GDDR4_RX.ECLK.Aligned <sup>9, 12</sup>     |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>DVA</sub>                                                                                                                   | Input Data Valid After ECLK                                    | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only <sup>11</sup> | —     | 0.307 | —     | 0.316 | —     | 0.326 | UI    |
| t <sub>DVE</sub>                                                                                                                   | Input Data Hold After ECLK                                     |                                                                                 | 0.662 | —     | 0.650 | —     | 0.649 | —     | UI    |
| f <sub>DATA</sub>                                                                                                                  | DDRX4 Serial Input Data Speed                                  |                                                                                 | —     | 420   | —     | 352   | —     | 292   | Mbps  |
| f <sub>DDRX4</sub>                                                                                                                 | DDRX4 ECLK Frequency                                           |                                                                                 | —     | 210   | —     | 176   | —     | 146   | MHz   |
| f <sub>SCLK</sub>                                                                                                                  | SCLK Frequency                                                 |                                                                                 | —     | 53    | —     | 44    | —     | 37    | MHz   |

## Flash Download Time<sup>1, 2</sup>

| Symbol               | Parameter                | Device       | Typ. | Units |
|----------------------|--------------------------|--------------|------|-------|
| $t_{\text{REFRESH}}$ | POR to Device I/O Active | LCMXO2-256   | 0.6  | ms    |
|                      |                          | LCMXO2-640   | 1.0  | ms    |
|                      |                          | LCMXO2-640U  | 1.9  | ms    |
|                      |                          | LCMXO2-1200  | 1.9  | ms    |
|                      |                          | LCMXO2-1200U | 1.4  | ms    |
|                      |                          | LCMXO2-2000  | 1.4  | ms    |
|                      |                          | LCMXO2-2000U | 2.4  | ms    |
|                      |                          | LCMXO2-4000  | 2.4  | ms    |
|                      |                          | LCMXO2-7000  | 3.8  | ms    |

1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.

2. The Flash download time is measured starting from the maximum voltage of POR trip point.

## JTAG Port Timing Specifications

| Symbol               | Parameter                                                          | Min. | Max. | Units |
|----------------------|--------------------------------------------------------------------|------|------|-------|
| $f_{\text{MAX}}$     | TCK clock frequency                                                | —    | 25   | MHz   |
| $t_{\text{BTCPH}}$   | TCK [BSCAN] clock pulse width high                                 | 20   | —    | ns    |
| $t_{\text{BTCPL}}$   | TCK [BSCAN] clock pulse width low                                  | 20   | —    | ns    |
| $t_{\text{BTS}}$     | TCK [BSCAN] setup time                                             | 10   | —    | ns    |
| $t_{\text{BTH}}$     | TCK [BSCAN] hold time                                              | 8    | —    | ns    |
| $t_{\text{BTCO}}$    | TAP controller falling edge of clock to valid output               | —    | 10   | ns    |
| $t_{\text{BTCODIS}}$ | TAP controller falling edge of clock to valid disable              | —    | 10   | ns    |
| $t_{\text{BTCOEN}}$  | TAP controller falling edge of clock to valid enable               | —    | 10   | ns    |
| $t_{\text{BTCRS}}$   | BSCAN test capture register setup time                             | 8    | —    | ns    |
| $t_{\text{BTCRH}}$   | BSCAN test capture register hold time                              | 20   | —    | ns    |
| $t_{\text{BUTCO}}$   | BSCAN test update register, falling edge of clock to valid output  | —    | 25   | ns    |
| $t_{\text{BTUODIS}}$ | BSCAN test update register, falling edge of clock to valid disable | —    | 25   | ns    |
| $t_{\text{BTUPOEN}}$ | BSCAN test update register, falling edge of clock to valid enable  | —    | 25   | ns    |

### I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCL clock frequency | —    | 400  | kHz   |

- MachXO2 supports the following modes:
  - Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)
  - Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)
- Refer to the I<sup>2</sup>C specification for timing requirements.

### SPI Port Timing Specifications<sup>1</sup>


| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCK clock frequency | —    | 45   | MHz   |

- Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

### Switching Test Conditions

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

**Figure 3-13. Output Test Load, LVTTTL and LVCMOS Standards**



**Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces**

| Test Condition                              | R1       | CL  | Timing Ref.                       | VT              |
|---------------------------------------------|----------|-----|-----------------------------------|-----------------|
| LVTTTL and LVCMOS settings (L -> H, H -> L) | $\infty$ | 0pF | LVTTTL, LVCMOS 3.3 = 1.5 V        | —               |
|                                             |          |     | LVCMOS 2.5 = V <sub>CCIO</sub> /2 | —               |
|                                             |          |     | LVCMOS 1.8 = V <sub>CCIO</sub> /2 | —               |
|                                             |          |     | LVCMOS 1.5 = V <sub>CCIO</sub> /2 | —               |
|                                             |          |     | LVCMOS 1.2 = V <sub>CCIO</sub> /2 | —               |
| LVTTTL and LVCMOS 3.3 (Z -> H)              | 188      | 0pF | 1.5 V                             | V <sub>OL</sub> |
| LVTTTL and LVCMOS 3.3 (Z -> L)              |          |     | 1.5 V                             | V <sub>OH</sub> |
| Other LVCMOS (Z -> H)                       |          |     | V <sub>CCIO</sub> /2              | V <sub>OL</sub> |
| Other LVCMOS (Z -> L)                       |          |     | V <sub>CCIO</sub> /2              | V <sub>OH</sub> |
| LVTTTL + LVCMOS (H -> Z)                    |          |     | V <sub>OH</sub> - 0.15 V          | V <sub>OL</sub> |
| LVTTTL + LVCMOS (L -> Z)                    |          |     | V <sub>OL</sub> - 0.15 V          | V <sub>OH</sub> |

Note: Output test conditions for all other interfaces are determined by the respective standards.

**High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32C  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-5SG32C  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-6SG32C  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-4SG48C  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-5SG48C  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-6SG48C  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-4UMG64C | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-5UMG64C | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-6UMG64C | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-4TG100C | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-5TG100C | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-6TG100C | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-4MG132C | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-5MG132C | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-6MG132C | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | COM   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48C  | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-5SG48C  | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-6SG48C  | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-4TG100C | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-5TG100C | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-6TG100C | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-4MG132C | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-5MG132C | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-6MG132C | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | COM   |

| Part Number           | LUTs | Supply Voltage | Grade | Package           | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144C | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-5TG144C | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-6TG144C | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP | 144   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HC-4TG144C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-5TG144C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-6TG144C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-4BG256C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-5BG256C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-6BG256C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-4FTG256C | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-5FTG256C | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-6FTG256C | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-4BG332C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-5BG332C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-6BG332C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-4FG400C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-5FG400C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-6FG400C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-4FG484C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HC-5FG484C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HC-6FG484C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 484   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-5TG100CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-6TG100CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-4MG132CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-5MG132CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-6MG132CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-4TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200HC-5TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200HC-6TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | COM   |

1. Specifications for the “LCMXO2-1200HC-speed package CR1” are the same as the “LCMXO2-1200HC-speed package C” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

| Part Number                            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000ZE-1UWG49ITR <sup>1</sup>   | 2112 | 1.2 V          | –1    | Halogen-Free WLCSP | 49    | IND   |
| LCMXO2-2000ZE-1UWG49ITR50 <sup>3</sup> | 2112 | 1.2 V          | –1    | Halogen-Free WLCSP | 49    | IND   |
| LCMXO2-2000ZE-1UWG49ITR1K <sup>2</sup> | 2112 | 1.2 V          | –1    | Halogen-Free WLCSP | 49    | IND   |
| LCMXO2-2000ZE-1TG100I                  | 2112 | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000ZE-2TG100I                  | 2112 | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000ZE-3TG100I                  | 2112 | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000ZE-1MG132I                  | 2112 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000ZE-2MG132I                  | 2112 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000ZE-3MG132I                  | 2112 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000ZE-1TG144I                  | 2112 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000ZE-2TG144I                  | 2112 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000ZE-3TG144I                  | 2112 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000ZE-1BG256I                  | 2112 | 1.2 V          | –1    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000ZE-2BG256I                  | 2112 | 1.2 V          | –2    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000ZE-3BG256I                  | 2112 | 1.2 V          | –3    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000ZE-1FTG256I                 | 2112 | 1.2 V          | –1    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000ZE-2FTG256I                 | 2112 | 1.2 V          | –2    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000ZE-3FTG256I                 | 2112 | 1.2 V          | –3    | Halogen-Free ftBGA | 256   | IND   |

1. This part number has a tape and reel quantity of 5,000 units with a minimum order quantity of 10,000 units. Order quantities must be in increments of 5,000 units. For example, a 10,000 unit order will be shipped in two reels with one reel containing 5,000 units and the other reel with less than 5,000 units (depending on test yields). Unserviced backlog will be canceled.
2. This part number has a tape and reel quantity of 1,000 units with a minimum order quantity of 1,000. Order quantities must be in increments of 1,000 units. For example, a 5,000 unit order will be shipped as 5 reels of 1000 units each.
3. This part number has a tape and reel quantity of 50 units with a minimum order quantity of 50. Order quantities must be in increments of 50 units. For example, a 1,000 unit order will be shipped as 20 reels of 50 units each.

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1TG100IR1 <sup>1</sup> | 1280 | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-2TG100IR1 <sup>1</sup> | 1280 | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-3TG100IR1 <sup>1</sup> | 1280 | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-1MG132IR1 <sup>1</sup> | 1280 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-2MG132IR1 <sup>1</sup> | 1280 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-3MG132IR1 <sup>1</sup> | 1280 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-1TG144IR1 <sup>1</sup> | 1280 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200ZE-2TG144IR1 <sup>1</sup> | 1280 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200ZE-3TG144IR1 <sup>1</sup> | 1280 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | IND   |

1. Specifications for the “LCMXO2-1200ZE-speed package IR1” are the same as the “LCMXO2-1200ZE-speed package I” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.



**High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32I  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-5SG32I  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-6SG32I  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-4SG48I  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-5SG48I  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-6SG48I  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-4UMG64I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-5UMG64I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-6UMG64I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-4TG100I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-5TG100I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-6TG100I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-4MG132I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-5MG132I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-6MG132I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48I  | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-5SG48I  | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-6SG48I  | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-4TG100I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-5TG100I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-6TG100I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-4MG132I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-5MG132I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-6MG132I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |

| Part Number           | LUTs | Supply Voltage | Grade | Package           | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-5TG144I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-6TG144I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP | 144   | IND   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200HC-5TG100IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200HC-6TG100IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200HC-4MG132IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200HC-5MG132IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200HC-6MG132IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200HC-4TG144IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200HC-5TG144IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200HC-6TG144IR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | IND   |

1. Specifications for the “LCMXO2-1200HC-speed package IR1” are the same as the “LCMXO2-1200ZE-speed package I” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

**High Performance Industrial Grade Devices Without Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HE-4TG100I  | 2112 | 1.2 V          | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-5TG100I  | 2112 | 1.2 V          | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-6TG100I  | 2112 | 1.2 V          | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-4MG132I  | 2112 | 1.2 V          | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-5MG132I  | 2112 | 1.2 V          | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-6MG132I  | 2112 | 1.2 V          | –6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-4TG144I  | 2112 | 1.2 V          | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-5TG144I  | 2112 | 1.2 V          | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-6TG144I  | 2112 | 1.2 V          | –6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-4BG256I  | 2112 | 1.2 V          | –4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-5BG256I  | 2112 | 1.2 V          | –5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-6BG256I  | 2112 | 1.2 V          | –6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-4FTG256I | 2112 | 1.2 V          | –4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HE-5FTG256I | 2112 | 1.2 V          | –5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HE-6FTG256I | 2112 | 1.2 V          | –6    | Halogen-Free ftBGA | 256   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHE-4FG484I | 2112 | 1.2 V          | –4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHE-5FG484I | 2112 | 1.2 V          | –5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHE-6FG484I | 2112 | 1.2 V          | –6    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HE-4MG132I  | 4320 | 1.2 V          | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HE-5MG132I  | 4320 | 1.2 V          | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HE-6MG132I  | 4320 | 1.2 V          | –6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HE-4TG144I  | 4320 | 1.2 V          | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HE-5TG144I  | 4320 | 1.2 V          | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HE-6TG144I  | 4320 | 1.2 V          | –6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HE-4MG184I  | 4320 | 1.2 V          | –4    | Halogen-Free csBGA | 184   | IND   |
| LCMXO2-4000HE-5MG184I  | 4320 | 1.2 V          | –5    | Halogen-Free csBGA | 184   | IND   |
| LCMXO2-4000HE-6MG184I  | 4320 | 1.2 V          | –6    | Halogen-Free csBGA | 184   | IND   |
| LCMXO2-4000HE-4BG256I  | 4320 | 1.2 V          | –4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HE-5BG256I  | 4320 | 1.2 V          | –5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HE-6BG256I  | 4320 | 1.2 V          | –6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HE-4FTG256I | 4320 | 1.2 V          | –4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HE-5FTG256I | 4320 | 1.2 V          | –5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HE-6FTG256I | 4320 | 1.2 V          | –6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HE-4BG332I  | 4320 | 1.2 V          | –4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HE-5BG332I  | 4320 | 1.2 V          | –5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HE-6BG332I  | 4320 | 1.2 V          | –6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HE-4FG484I  | 4320 | 1.2 V          | –4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HE-5FG484I  | 4320 | 1.2 V          | –5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HE-6FG484I  | 4320 | 1.2 V          | –6    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HE-4TG144I  | 6864 | 1.2 V          | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HE-5TG144I  | 6864 | 1.2 V          | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HE-6TG144I  | 6864 | 1.2 V          | –6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HE-4BG256I  | 6864 | 1.2 V          | –4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HE-5BG256I  | 6864 | 1.2 V          | –5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HE-6BG256I  | 6864 | 1.2 V          | –6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HE-4FTG256I | 6864 | 1.2 V          | –4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HE-5FTG256I | 6864 | 1.2 V          | –5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HE-6FTG256I | 6864 | 1.2 V          | –6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HE-4BG332I  | 6864 | 1.2 V          | –4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HE-5BG332I  | 6864 | 1.2 V          | –5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HE-6BG332I  | 6864 | 1.2 V          | –6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HE-4FG484I  | 6864 | 1.2 V          | –4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HE-5FG484I  | 6864 | 1.2 V          | –5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HE-6FG484I  | 6864 | 1.2 V          | –6    | Halogen-Free fpBGA | 484   | IND   |

| Date          | Version | Section                          | Change Summary                                                                                                                                                                                                                                       |
|---------------|---------|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| May 2011      | 01.3    | Multiple                         | Replaced “SED” with “SRAM CRC Error Detection” throughout the document.                                                                                                                                                                              |
|               |         | DC and Switching Characteristics | Added footnote 1 to Program Erase Specifications table.                                                                                                                                                                                              |
|               |         | Pinout Information               | Updated Pin Information Summary tables.                                                                                                                                                                                                              |
|               |         |                                  | Signal name SO/SISPISO changed to SO/SPISO in the Signal Descriptions table.                                                                                                                                                                         |
| April 2011    | 01.2    | —                                | Data sheet status changed from Advance to Preliminary.                                                                                                                                                                                               |
|               |         | Introduction                     | Updated MachXO2 Family Selection Guide table.                                                                                                                                                                                                        |
|               |         | Architecture                     | Updated Supported Input Standards table.                                                                                                                                                                                                             |
|               |         |                                  | Updated sysMEM Memory Primitives diagram.                                                                                                                                                                                                            |
|               |         |                                  | Added differential SSTL and HSTL IO standards.                                                                                                                                                                                                       |
|               |         | DC and Switching Characteristics | Updates following parameters: POR voltage levels, DC electrical characteristics, static supply current for ZE/HE/HC devices, static power consumption contribution of different components – ZE devices, programming and erase Flash supply current. |
|               |         |                                  | Added VREF specifications to sysIO recommended operating conditions.                                                                                                                                                                                 |
|               |         |                                  | Updating timing information based on characterization.                                                                                                                                                                                               |
|               |         |                                  | Added differential SSTL and HSTL IO standards.                                                                                                                                                                                                       |
|               |         | Ordering Information             | Added Ordering Part Numbers for R1 devices, and devices in WLCSP packages.                                                                                                                                                                           |
|               |         |                                  | Added R1 device specifications.                                                                                                                                                                                                                      |
| January 2011  | 01.1    | All                              | Included ultra-high I/O devices.                                                                                                                                                                                                                     |
|               |         | DC and Switching Characteristics | Recommended Operating Conditions table – Added footnote 3.                                                                                                                                                                                           |
|               |         |                                  | DC Electrical Characteristics table – Updated data for $I_{IL}$ , $I_{IH}$ , $V_{HYST}$ typical values updated.                                                                                                                                      |
|               |         |                                  | Generic DDRX2 Outputs with Clock and Data Aligned at Pin (GDDR2_TX.ECLK.Aligned) Using PCLK Pin for Clock Input tables – Updated data for $T_{DIA}$ and $T_{DIB}$ .                                                                                  |
|               |         |                                  | Generic DDRX4 Outputs with Clock and Data Aligned at Pin (GDDR4_TX.ECLK.Aligned) Using PCLK Pin for Clock Input tables – Updated data for $T_{DIA}$ and $T_{DIB}$ .                                                                                  |
|               |         |                                  | Power-On-Reset Voltage Levels table - clarified note 3.                                                                                                                                                                                              |
|               |         |                                  | Clarified VCCIO related recommended operating conditions specifications.                                                                                                                                                                             |
|               |         |                                  | Added power supply ramp rate requirements.                                                                                                                                                                                                           |
|               |         |                                  | Added Power Supply Ramp Rates table.                                                                                                                                                                                                                 |
|               |         |                                  | Updated Programming/Erase Specifications table.                                                                                                                                                                                                      |
|               |         |                                  | Removed references to $V_{CCP}$ .                                                                                                                                                                                                                    |
|               |         | Pinout Information               | Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables.                                                                                                                                                   |
|               |         |                                  | Removed references to $V_{CCP}$ .                                                                                                                                                                                                                    |
| November 2010 | 01.0    | —                                | Initial release.                                                                                                                                                                                                                                     |