# E · ) < Ftattice Semiconductor Corporation - <u>LCMXO2-4000ZE-3QN84I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

2014	
Product Status	Active
Number of LABs/CLBs	540
Number of Logic Elements/Cells	4320
Total RAM Bits	94208
Number of I/O	68
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	84-VFQFN Dual Rows, Exposed Pad
Supplier Device Package	84-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000ze-3qn84i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 1-1. MachXO2™ Family Selection Guide

LUTs			XO2-640	XO2-640U <sup>1</sup>	702-1200	702-12000	702-2000	702-20000	XU2-4000	XO2-7000
2010		256	640	640	1280	1280	2112	2112	4320	6864
Distributed RAM (kbi	ts)	2	5	5	10	10	16	16	34	54
EBR SRAM (kbits)		0	18	64	64	74	74	92	92	240
Number of EBR SRA kbits/block)	M Blocks (9	0	2	7	7	8	8	10	10	26
UFM (kbits)		0	24	64	64	80	80	96	96	256
Device Options:	HC <sup>2</sup>	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	HE <sup>3</sup>						Yes	Yes	Yes	Yes
	ZE <sup>4</sup>	Yes	Yes		Yes		Yes		Yes	Yes
Number of PLLs		0	0	1	1	1	1	2	2	2
Hardened	12C	2	2	2	2	2	2	2	2	2
Functions:	SPI	1	1	1	1	1	1	1	1	1
	Timer/Coun- ter	1	1	1	1	1	1	1	1	1
Packages						ю				
25-ball WLCSP⁵ (2.5 mm x 2.5 mm, 0	.4 mm)				18					
32 QFN <sup>6</sup> (5 mm x 5 mm, 0.5 mm)		21			21					
48 QFN <sup>8, 9</sup> (7 mm x 7 mm, 0.5 mm)		40	40							
49-ball WLCSP⁵ (3.2 mm x 3.2 mm, 0	.4 mm)						38			
64-ball ucBGA (4 mm x 4 mm, 0.4 m	וm)	44								
84 QFN <sup>7</sup> (7 mm x 7 mm, 0.5 m	וm)								68	
100-pin TQFP (14 mm x 14 mm)		55	78		79		79			
132-ball csBGA (8 mm x 8 mm, 0.5 m	וm)	55	79		104		104		104	
144-pin TQFP (20 mm x 20 mm)				107	107		111		114	114
184-ball csBGA <sup>7</sup> (8 mm x 8 mm, 0.5 m	וm)								150	
256-ball caBGA (14 mm x 14 mm, 0.8	3 mm)						206		206	206
256-ball ftBGA (17 mm x 17 mm, 1.0	) mm)					206	206		206	206
332-ball caBGA (17 mm x 17 mm, 0.8	3 mm)								274	278
484-ball ftBGA (23 mm x 23 mm, 1.0	) mm)							278	278	334

1. Ultra high I/O device.

2. High performance with regulator – VCC = 2.5 V, 3.3 V

3. High performance without regulator  $-V_{CC} = 1.2 V$ 4. Low power without regulator  $-V_{CC} = 1.2 V$ 5. WLCSP package only available for ZE devices.

6. 32 QFN package only available for HC and ZE devices.

7. 184 csBGA package only available for HE devices.

8. 48-pin QFN information is 'Advanced'.

9. 48 QFN package only available for HC devices.



## **ROM Mode**

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, Memory Usage Guide for MachXO2 Devices.

## Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

## **Clock/Control Distribution Network**

Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO2 External Switching Characteristics table.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-640U, MachXO2-1200/U and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.



#### Figure 2-5. Primary Clocks for MachXO2 Devices



Primary clocks for MachXO2-640U, MachXO2-1200/U and larger devices.

Note: MachXO2-640 and smaller devices do not have inputs from the Edge Clock Divider or PLL and fewer routing inputs. These devices have 17:1 muxes instead of 27:1 muxes.

Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of the eight inputs to the secondary high fanout net input mux comes from dual function clock pins and the remaining seven come from internal routing. The maximum frequency for the secondary clock network is shown in MachXO2 External Switching Characteristics table.



This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{I,OCK}$  parameter has been satisfied.

The MachXO2 also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The MachXO2 PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t<sub>LOCK</sub> parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

For more details on the PLL and the WISHBONE interface, see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.



#### Figure 2-7. PLL Diagram

Table 2-4 provides signal descriptions of the PLL block.

Table 2-4. PLL Signal	Descriptions
-----------------------	--------------

Port Name	I/O	Description
CLKI	I	Input clock to PLL
CLKFB	I	Feedback clock
PHASESEL[1:0]	I	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	I	Dynamic Phase adjustment direction
PHASESTEP	I	Dynamic Phase step – toggle shifts VCO phase adjust by one step.



## **DDR Memory Support**

Certain PICs on the right edge of MachXO2-640U, MachXO2-1200/U and larger devices, have additional circuitry to allow the implementation of DDR memory interfaces. There are two groups of 14 or 12 PIOs each on the right edge with additional circuitry to implement DDR memory interfaces. This capability allows the implementation of up to 16-bit wide memory interfaces. One PIO from each group contains a control element, the DQS Read/Write Block, to facilitate the generation of clock and control signals (DQSR90, DQSW90, DDRCLKPOL and DATAVALID). These clock and control signals are distributed to the other PIO in the group through dedicated low skew routing.

## **DQS Read Write Block**

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Read Write block provides the required clock alignment for DDR memory interfaces. DQSR90 and DQSW90 signals are generated by the DQS Read Write block from the DQS input.

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the read cycle) is unknown. The MachXO2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This circuit changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each read cycle for the correct clock polarity. Prior to the read operation in DDR memories, DQS is in tri-state (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit in the DQS Read Write block detects the first DQS rising edge after the preamble state and generates the DDRCLKPOL signal. This signal is used to control the polarity of the clock to the synchronizing registers.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration signals (6-bit bus) from a DLL on the right edge of the device. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

## sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, SSTL, HSTL, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS and PCI), differential (LVDS) and referenced input buffers (SSTL and HSTL) are powered using I/O supply voltage ( $V_{CCIO}$ ). Each sysIO bank has its own  $V_{CCIO}$ . In addition, each bank has a voltage reference,  $V_{REF}$  which allows the use of referenced input buffers independent of the bank  $V_{CCIO}$ .

MachXO2-256 and MachXO2-640 devices contain single-ended ratioed input buffers and single-ended output buffers with complementary outputs on all the I/O banks. Note that the single-ended input buffers on these devices do not contain PCI clamps. In addition to the single-ended I/O buffers these two devices also have differential and referenced input buffers on all I/Os. The I/Os are arranged in pairs, the two pads in the pair are described as "T" and "C", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.



#### Table 2-11. I/O Support Device by Device

	MachXO2-256, MachXO2-640	MachXO2-640U, MachXO2-1200	MachXO2-1200U MachXO2-2000/U, MachXO2-4000, MachXO2-7000	
Number of I/O Banks	4	4	6	
		Single-ended (all I/O banks)	Single-ended (all I/O banks)	
Type of Input Buffers	Single-ended (all I/O banks) Differential Receivers (all I/O	Differential Receivers (all I/O banks)	Differential Receivers (all I/O banks)	
	banks)	Differential input termination (bottom side)	Differential input termination (bottom side)	
	Single-ended buffers with	Single-ended buffers with complementary outputs (all I/O banks)	Single-ended buffers with complementary outputs (all I/O banks)	
Types of Output Buffers	complementary outputs (all I/O banks)	Differential buffers with true LVDS outputs (50% on top side)	Differential buffers with true LVDS outputs (50% on top side)	
Differential Output Emulation Capability	All I/O banks	All I/O banks	All I/O banks	
PCI Clamp Support	No	Clamp on bottom side only	Clamp on bottom side only	

#### Table 2-12. Supported Input Standards

	VCCIO (Typ.)				
Input Standard	3.3 V	2.5 V	1.8 V	1.5	1.2 V
Single-Ended Interfaces		•	•		
LVTTL	✓	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	
LVCMOS33	✓	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	
LVCMOS25	<b>√</b> <sup>2</sup>	✓	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	
LVCMOS18	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	✓	<b>√</b> <sup>2</sup>	
LVCMOS15	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	~	<b>√</b> <sup>2</sup>
LVCMOS12	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	<b>√</b> <sup>2</sup>	✓
PCI <sup>1</sup>	✓				
SSTL18 (Class I, Class II)	1	✓	✓		
SSTL25 (Class I, Class II)	1	✓			
HSTL18 (Class I, Class II)	✓	✓	✓		
Differential Interfaces		•			
LVDS	✓	✓			
BLVDS, MVDS, LVPECL, RSDS	✓	✓			
MIPI <sup>3</sup>	✓	✓			
Differential SSTL18 Class I, II	✓	✓	✓		
Differential SSTL25 Class I, II	✓	✓			
Differential HSTL18 Class I, II	✓	✓	✓		

1. Bottom banks of MachXO2-640U, MachXO2-1200/U and higher density devices only.

2. Reduced functionality. Refer to TN1202, MachXO2 sysIO Usage Guide for more detail.

3. These interfaces can be emulated with external resistors in all devices.



#### Table 2-13. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typ.)
Single-Ended Interfaces	
LVTTL	3.3
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
LVCMOS15	1.5
LVCMOS12	1.2
LVCMOS33, Open Drain	
LVCMOS25, Open Drain	
LVCMOS18, Open Drain	
LVCMOS15, Open Drain	
LVCMOS12, Open Drain	
PCI33	3.3
SSTL25 (Class I)	2.5
SSTL18 (Class I)	1.8
HSTL18(Class I)	1.8
Differential Interfaces	
LVDS <sup>1, 2</sup>	2.5, 3.3
BLVDS, MLVDS, RSDS <sup>2</sup>	2.5
LVPECL <sup>2</sup>	3.3
MIPI <sup>2</sup>	2.5
Differential SSTL18	1.8
Differential SSTL25	2.5
Differential HSTL18	1.8

1. MachXO2-640U, MachXO2-1200/U and larger devices have dedicated LVDS buffers. 2. These interfaces can be emulated with external resistors in all devices.

### sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO2-1200U, MachXO2-2000/U and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO2-1200 and lower density devices have four banks (one bank per side). Figures 2-18 and 2-19 show the sysIO banks and their associated supplies for all devices.



## **Configuration and Testing**

This section describes the configuration and testing features of the MachXO2 family.

## IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V<sub>CCIO</sub> Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

## **Device Configuration**

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

- 1. Internal Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, MachXO2 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



## **DC Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH}$ (MAX)	_	_	+175	μΑ
		Clamp OFF and $V_{IN} = V_{CCIO}$	-10		10	μA
I <sub>IL</sub> , I <sub>IH</sub> <sup>1, 4</sup>	Input or I/O Leakage	Clamp OFF and V <sub>CCIO</sub> –0.97 V < V <sub>IN</sub> < V <sub>CCIO</sub>	-175	_	—	μA
		Clamp OFF and 0 V < V <sub>IN</sub> < V <sub>CCIO</sub> –0.97 V			10	μA
		Clamp OFF and V <sub>IN</sub> = GND	—	_	10	μΑ
		Clamp ON and 0 V < $V_{IN}$ < $V_{CCIO}$	_	_	10	μΑ
I <sub>PU</sub>	I/O Active Pull-up Current	0 < V <sub>IN</sub> < 0.7 V <sub>CCIO</sub>	-30		-309	μA
I <sub>PD</sub>	I/O Active Pull-down Current	$V_{IL}$ (MAX) < $V_{IN}$ < $V_{CCIO}$	30		305	μA
I <sub>BHLS</sub>	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30		_	μA
I <sub>BHHS</sub>	Bus Hold High sustaining current	$V_{IN} = 0.7 V_{CCIO}$	-30		_	μA
I <sub>BHLO</sub>	Bus Hold Low Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$	_		305	μA
I <sub>BHHO</sub>	Bus Hold High Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$	_		-309	μA
V <sub>BHT</sub> <sup>3</sup>	Bus Hold Trip Points		V <sub>IL</sub> (MAX)		V <sub>IH</sub> (MIN)	V
C1	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	3	5	9	pF
C2	Dedicated Input Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	3	5.5	7	pF
		V <sub>CCIO</sub> = 3.3 V, Hysteresis = Large	_	450	—	mV
		V <sub>CCIO</sub> = 2.5 V, Hysteresis = Large	_	250	—	mV
		V <sub>CCIO</sub> = 1.8 V, Hysteresis = Large	_	125	—	mV
V <sub>HYST</sub>	Hysteresis for Schmitt	V <sub>CCIO</sub> = 1.5 V, Hysteresis = Large	_	100	—	mV
	Trigger Inputs <sup>5</sup>	V <sub>CCIO</sub> = 3.3 V, Hysteresis = Small	—	250	—	mV
		V <sub>CCIO</sub> = 2.5 V, Hysteresis = Small	—	150	—	mV
		V <sub>CCIO</sub> = 1.8 V, Hysteresis = Small	—	60	—	mV
		V <sub>CCIO</sub> = 1.5 V, Hysteresis = Small	_	40	—	mV

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T<sub>A</sub> 25 °C, f = 1.0 MHz.

3. Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. When V<sub>IH</sub> is higher than V<sub>CCIO</sub>, a transient current typically of 30 ns in duration or less with a peak current of 6 mA can occur on the high-to-low transition. For true LVDS output pins in MachXO2-640U, MachXO2-1200/U and larger devices, V<sub>IH</sub> must be less than or equal to V<sub>CCIO</sub>.

5. With bus keeper circuit turned on. For more details, refer to TN1202, MachXO2 sysIO Usage Guide.



# Static Supply Current – ZE Devices<sup>1, 2, 3, 6</sup>

Symbol	Parameter	Device	Typ. <sup>4</sup>	Units
		LCMXO2-256ZE	18	μΑ
		LCMXO2-640ZE	28	μΑ
I <sub>CC</sub>	Core Power Supply	LCMXO2-1200ZE	56	μΑ
		LCMXO2-2000ZE	80	μA
		LCMXO2-4000ZE	124	μΑ
		LCMXO2-7000ZE	189	μΑ
I <sub>CCIO</sub>	Bank Power Supply <sup>5</sup> $V_{CCIO} = 2.5 V$	All devices	1	μΑ

1. For further information on supply current, please refer to TN1198, Power Estimation and Management for MachXO2 Devices.

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip oscillator is off, on-chip PLL is off. To estimate the impact of turning each of these items on, please refer to the following table or for more detail with your specific design use the Power Calculator tool.

3. Frequency = 0 MHz.

4.  $T_J = 25$  °C, power supplies at nominal voltage.

5. Does not include pull-up/pull-down.

6. To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

# Static Power Consumption Contribution of Different Components – ZE Devices

The table below can be used for approximating static power consumption. For a more accurate power analysis for your design please use the Power Calculator tool.

Symbol Parameter		Тур.	Units
I <sub>DCBG</sub>	Bandgap DC power contribution	101	μΑ
IDCPOR	POR DC power contribution	38	μΑ
IDCIOBANKCONTROLLER	DC power contribution per I/O bank controller	143	μA



# Typical Building Block Function Performance – HC/HE Devices<sup>1</sup>

## Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	-6 Timing	Units	
Basic Functions			
16-bit decoder	8.9	ns	
4:1 MUX	7.5	ns	
16:1 MUX	8.3	ns	

## **Register-to-Register Performance**

Function	-6 Timing	Units
Basic Functions		
16:1 MUX	412	MHz
16-bit adder	297	MHz
16-bit counter	324	MHz
64-bit counter	161	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	183	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	500	MHz

 The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.



# Typical Building Block Function Performance – ZE Devices<sup>1</sup>

## Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	–3 Timing	Units
Basic Functions		
16-bit decoder	13.9	ns
4:1 MUX	10.9	ns
16:1 MUX	12.0	ns

### **Register-to-Register Performance**

–3 Timing	Units
191	MHz
134	MHz
148	MHz
77	MHz
90	MHz
214	MHz
	191 134 148 77 90

1. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

## **Derating Logic Timing**

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



			_	-6	_	-5	_	4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
LPDDR <sup>9, 12</sup>			l		L	l		L	<u> </u>
t <sub>DVADQ</sub>	Input Data Valid After DQS Input		_	0.369	_	0.395	_	0.421	UI
t <sub>DVEDQ</sub>	Input Data Hold After DQS Input		0.529	_	0.530	_	0.527	_	UI
t <sub>DQVBS</sub>	Output Data Invalid Before DQS Output	MachXO2-1200/U and	0.25	_	0.25	_	0.25	_	UI
t <sub>DQVAS</sub>	Output Data Invalid After DQS Output	larger devices, right side only. <sup>13</sup>	0.25	_	0.25	_	0.25	_	UI
f <sub>DATA</sub>	MEM LPDDR Serial Data Speed		_	280	_	250	—	208	Mbps
f <sub>SCLK</sub>	SCLK Frequency			140	—	125		104	MHz
f <sub>LPDDR</sub>	LPDDR Data Transfer Rate		0	280	0	250	0	208	Mbps
DDR <sup>9, 12</sup>			•						
t <sub>DVADQ</sub>	Input Data Valid After DQS Input		_	0.350	_	0.387	_	0.414	UI
t <sub>DVEDQ</sub>	Input Data Hold After DQS Input		0.545	_	0.538	_	0.532	_	UI
t <sub>DQVBS</sub>	Output Data Invalid Before DQS Output	MachXO2-1200/U and larger devices, right	0.25	_	0.25	_	0.25	_	UI
t <sub>DQVAS</sub>	Output Data Invalid After DQS Output	side only. <sup>13</sup>	0.25	_	0.25	_	0.25	_	UI
f <sub>DATA</sub>	MEM DDR Serial Data Speed		—	300	—	250	—	208	Mbps
f <sub>SCLK</sub>	SCLK Frequency		—	150	—	125	—	104	MHz
f <sub>MEM_DDR</sub>	MEM DDR Data Transfer Rate		N/A	300	N/A	250	N/A	208	Mbps
DDR2 <sup>9, 12</sup>									
t <sub>DVADQ</sub>	Input Data Valid After DQS Input		_	0.360	_	0.378	_	0.406	UI
t <sub>DVEDQ</sub>	Input Data Hold After DQS Input		0.555	_	0.549	_	0.542	_	UI
t <sub>DQVBS</sub>	Output Data Invalid Before DQS Output	MachXO2-1200/U and	0.25	_	0.25	_	0.25	_	UI
t <sub>DQVAS</sub>	Output Data Invalid After DQS Output	larger devices, right side only. <sup>13</sup>	0.25	_	0.25	_	0.25	_	UI
f <sub>DATA</sub>	MEM DDR Serial Data Speed	1		300		250		208	Mbps
f <sub>SCLK</sub>	SCLK Frequency	1		150	_	125		104	MHz
f <sub>MEM_DDR2</sub>	MEM DDR2 Data Transfer Rate		N/A	300	N/A	250	N/A	208	Mbps

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.

5. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

6. For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .

7. The  $t_{SU_{DEL}}$  and  $t_{H_{DEL}}$  values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).

8. This number for general purpose usage. Duty cycle tolerance is +/- 10%.

9. Duty cycle is +/-5% for system usage.

10. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

11. High-speed DDR and LVDS not supported in SG32 (32 QFN) packages.

12. Advance information for MachXO2 devices in 48 QFN packages.

13. DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.



				3		2		1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-256ZE	2.62	—	2.91	—	3.14	—	ns
		MachXO2-640ZE	2.56	—	2.85	—	3.08	—	ns
+	Clock to Data Setup – PIO	MachXO2-1200ZE	2.30		2.57		2.79		ns
t <sub>SU_DEL</sub>	Delay	MachXO2-2000ZE	2.25	—	2.50	—	2.70	—	ns
		MachXO2-4000ZE	2.39	—	2.60	—	2.76	—	ns
		MachXO2-7000ZE	2.17	—	2.33	—	2.43	—	ns
		MachXO2-256ZE	-0.44	—	-0.44	—	-0.44	—	ns
		MachXO2-640ZE	-0.43	—	-0.43	—	-0.43	—	ns
	Clock to Data Hold – PIO Input	MachXO2-1200ZE	-0.28	—	-0.28	—	-0.28	—	ns
t <sub>H_DEL</sub>	Register with Input Data Delay	MachXO2-2000ZE	-0.31	—	-0.31		-0.31		ns
		MachXO2-4000ZE	-0.34	_	-0.34		-0.34		ns
		MachXO2-7000ZE	-0.21	_	-0.21		-0.21		ns
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All MachXO2 devices		150	_	125	_	104	MHz
General I/O	Pin Parameters (Using Edge Cl	ock without PLL)		1	1	1	1	1	1
		MachXO2-1200ZE	_	11.10		11.51		11.91	ns
	Clock to Output – PIO Output	MachXO2-2000ZE	_	11.10	—	11.51	—	11.91	ns
t <sub>COE</sub>	Register	MachXO2-4000ZE	_	10.89	_	11.28	_	11.67	ns
		MachXO2-7000ZE		11.10		11.51		11.91	ns
		MachXO2-1200ZE	-0.23		-0.23		-0.23		ns
	Clock to Data Setup – PIO Input Register	MachXO2-2000ZE	-0.23		-0.23		-0.23		ns
		MachXO2-4000ZE	-0.15		-0.15		-0.15		ns
		MachXO2-7000ZE	-0.23		-0.23		-0.23		ns
		MachXO2-1200ZE	3.81		4.11		4.52		ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	3.81		4.11		4.52		ns
t <sub>HE</sub>	Register	MachXO2-4000ZE	3.60		3.89		4.28		ns
		MachXO2-7000ZE	3.81		4.11		4.52		ns
		MachXO2-1200ZE	2.78		3.11		3.40		ns
	Clock to Data Setup – PIO	MachXO2-2000ZE	2.78		3.11		3.40		ns
t <sub>SU_DELE</sub>	Input Register with Data Input	MachXO2-4000ZE	3.11		3.48		3.79		ns
	Delay	MachXO2-7000ZE	2.94		3.30		3.60		ns
		MachXO2-1200ZE	-0.29		-0.29		-0.29		ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	-0.29		-0.29		-0.29		ns
t <sub>H_DELE</sub>	Register with Input Data Delay	MachXO2-4000ZE	-0.46	_	-0.46		-0.46		ns
		MachXO2-7000ZE	-0.37		-0.37		-0.37		ns
General I/O	Pin Parameters (Using Primary		0.07		0.07		0.07		
Generalizer		MachXO2-1200ZE	_	7.95	_	8.07	_	8.19	ns
		MachXO2-2000ZE		7.97	_	8.10	_	8.22	ns
t <sub>COPLL</sub>	Clock to Output – PIO Output Register	MachXO2-4000ZE		7.98		8.10		8.23	ns
	Ĭ	MachXO2-4000ZE		8.02	_	8.14		8.26	ns
		MachXO2-1200ZE	0.85	0.02	0.85	0.14	0.89	0.20	ns
		MachXO2-1200ZE	0.85		0.85		0.89		
t <sub>SUPLL</sub>	Clock to Data Setup – PIO Input Register	MachXO2-2000ZE	0.84		0.84		0.85		ns
								_	ns
		MachXO2-7000ZE	0.83		0.83		0.81		ns



			_	3	_	2	_	1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDR4	Inputs with Clock and Data Cer	ntered at Pin Using PC	LK Pin fo	or Clock	Input –	GDDRX4	RX.EC	LK.Cent	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before ECLK		0.434	—	0.535	_	0.630	—	ns
t <sub>HO</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.385	—	0.395	—	0.463	—	ns
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	420	_	352		292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only <sup>11</sup>	—	210	—	176	_	146	MHz
f <sub>SCLK</sub>	SCLK Frequency			53		44		37	MHz
	uts – GDDR71_RX.ECLK.7.1 <sup>9, 12</sup>	2							
t <sub>DVA</sub>	Input Data Valid After ECLK		—	0.307		0.316		0.326	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.662		0.650		0.649		UI
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U	_	420	_	352		292	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	and larger devices, bottom side only <sup>11</sup>	—	210	—	176	—	146	MHz
f <sub>CLKIN</sub>	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)	bottom side only	_	60	_	50	_	42	MHz
Generic DDR	Outputs with Clock and Data A	ligned at Pin Using PC	LK Pin f	or Clock	k Input –	GDDRX	1_TX.S	CLK.Aliç	<b>jned</b> <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		—	0.850	—	0.910	_	0.970	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	All MachXO2 devices, all sides	_	0.850	_	0.910		0.970	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed		—	140	—	116	_	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK frequency		—	70	—	58	_	49	MHz
	Outputs with Clock and Data Ce	ntered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_TX.SC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		2.720	_	3.380		4.140		ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	All MachXO2	2.720		3.380	_	4.140		ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	devices, all sides	—	140	—	116	—	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency (minimum limited by PLL)		_	70	_	58	_	49	MHz
Generic DDRX	(2 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X2_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output			0.270		0.300		0.330	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U	_	0.270	_	0.300		0.330	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	and larger devices, top side only	_	280	_	234		194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK frequency		_	140	—	117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency		—	70	—	59	—	49	MHz



# MachXO2 Oscillator Output Frequency

Symbol	Parameter	Min.	Тур.	Max	Units
f	Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C)	125.685	133	140.315	MHz
MAX	Oscillator Output Frequency (Industrial Grade Devices, –40 °C to 100 °C)	124.355	133	141.645	MHz
t <sub>DT</sub>	Output Clock Duty Cycle	43	50	57	%
t <sub>OPJIT</sub> 1	Output Clock Period Jitter	0.01	0.012	0.02	UIPP
t <sub>STABLEOSC</sub>	STDBY Low to Oscillator Stable	0.01	0.05	0.1	μs

1. Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

# MachXO2 Standby Mode Timing – HC/HE Devices

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	USERSTDBY High to Stop	All	_	_	9	ns
		LCMXO2-256		_		μs
		LCMXO2-640		_		μs
		LCMXO2-640U		_		μs
		LCMXO2-1200	20	_	50	μs
t <sub>PWRUP</sub>	USERSTDBY Low to Power Up	LCMXO2-1200U				μs
		LCMXO2-2000		_		μs
		LCMXO2-2000U		_		μs
		LCMXO2-4000		_		μs
		LCMXO2-7000		_		μs
t <sub>WSTDBY</sub>	USERSTDBY Pulse Width	All	18		—	ns



## MachXO2 Standby Mode Timing – ZE Devices

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	USERSTDBY High to Stop	All	_	—	13	ns
		LCMXO2-256		—		μs
		LCMXO2-640		—		μs
	USERSTDBY Low to Power Up	LCMXO2-1200	20	—	50	μs
<sup>t</sup> PWRUP		LCMXO2-2000		—		μs
		LCMXO2-4000		—		μs
		LCMXO2-7000		_		μs
t <sub>WSTDBY</sub>	USERSTDBY Pulse Width	All	19			ns
t <sub>BNDGAPSTBL</sub>	USERSTDBY High to Bandgap Stable	All		—	15	ns



# I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	Maximum SCL clock frequency	_	400	kHz

1. MachXO2 supports the following modes:

• Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)

• Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)

2. Refer to the I<sup>2</sup>C specification for timing requirements.

# SPI Port Timing Specifications<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
f <sub>MAX</sub>	Maximum SCK clock frequency	_	45	MHz

1. Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

## **Switching Test Conditions**

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

#### Figure 3-13. Output Test Load, LVTTL and LVCMOS Standards



Table 3-5. Test Fixture Required Components,	Non-Terminated Interfaces
--	---------------------------

Test Condition	R1	CL	Timing Ref.	VT
	œ	OpF	LVTTL, LVCMOS 3.3 = 1.5 V	—
			LVCMOS 2.5 = $V_{CCIO}/2$	—
LVTTL and LVCMOS settings (L -> H, H -> L)			LVCMOS 1.8 = $V_{CCIO}/2$	—
			LVCMOS 1.5 = $V_{CCIO}/2$	—
			LVCMOS 1.2 = $V_{CCIO}/2$	—
LVTTL and LVCMOS 3.3 (Z -> H)			1.5 V	V <sub>OL</sub>
LVTTL and LVCMOS 3.3 (Z -> L)		0pF	1.5 V	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188		V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100		V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVTTL + LVCMOS (H -> Z)			V <sub>OH</sub> – 0.15 V	V <sub>OL</sub>
LVTTL + LVCMOS (L -> Z)	]		V <sub>OL</sub> – 0.15 V	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-1200ZE-1TG100IR11	1280	1.2 V	-1	Halogen-Free TQFP	100	IND
LCMXO2-1200ZE-2TG100IR11	1280	1.2 V	-2	Halogen-Free TQFP	100	IND
LCMXO2-1200ZE-3TG100IR11	1280	1.2 V	-3	Halogen-Free TQFP	100	IND
LCMXO2-1200ZE-1MG132IR11	1280	1.2 V	-1	Halogen-Free csBGA	132	IND
LCMXO2-1200ZE-2MG132IR11	1280	1.2 V	-2	Halogen-Free csBGA	132	IND
LCMXO2-1200ZE-3MG132IR11	1280	1.2 V	-3	Halogen-Free csBGA	132	IND
LCMXO2-1200ZE-1TG144IR11	1280	1.2 V	-1	Halogen-Free TQFP	144	IND
LCMXO2-1200ZE-2TG144IR11	1280	1.2 V	-2	Halogen-Free TQFP	144	IND
LCMXO2-1200ZE-3TG144IR11	1280	1.2 V	-3	Halogen-Free TQFP	144	IND

1. Specifications for the "LCMXO2-1200ZE-speed package IR1" are the same as the "LCMXO2-1200ZE-speed package I" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-1200HC-4TG100IR11	1280	2.5 V / 3.3 V	-4	Halogen-Free TQFP	100	IND
LCMXO2-1200HC-5TG100IR11	1280	2.5 V / 3.3 V	-5	Halogen-Free TQFP	100	IND
LCMXO2-1200HC-6TG100IR11	1280	2.5 V / 3.3 V	-6	Halogen-Free TQFP	100	IND
LCMXO2-1200HC-4MG132IR11	1280	2.5 V / 3.3 V	-4	Halogen-Free csBGA	132	IND
LCMXO2-1200HC-5MG132IR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-5	Halogen-Free csBGA	132	IND
LCMXO2-1200HC-6MG132IR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-6	Halogen-Free csBGA	132	IND
LCMXO2-1200HC-4TG144IR11	1280	2.5 V / 3.3 V	-4	Halogen-Free TQFP	144	IND
LCMXO2-1200HC-5TG144IR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-5	Halogen-Free TQFP	144	IND
LCMXO2-1200HC-6TG144IR11	1280	2.5 V / 3.3 V	-6	Halogen-Free TQFP	144	IND

1. Specifications for the "LCMXO2-1200HC-speed package IR1" are the same as the "LCMXO2-1200ZE-speed package I" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



Date	Version	Section	Change Summary
December 2014	2.9	Introduction	Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Removed XO2-4000U data. — Removed 400-ball ftBGA. — Removed 25-ball WLCSP value for XO2-2000U.
		DC and Switching Characteristics	Updated the Recommended Operating Conditions section. Adjusted Max. values for $V_{CC}$ and $V_{CCIO}$
			Updated the sysIO Recommended Operating Conditions section. Adjusted Max. values for LVCMOS 3.3, LVTTL, PCI, LVDS33 and LVPECL.
		Pinout Information	Updated the Pinout Information Summary section. Removed MachXO2-4000U.
		Ordering Information	Updated the MachXO2 Part Number Description section. Removed BG400 package.
			Updated the High-Performance Commercial Grade Devices with Volt- age Regulator, Halogen Free (RoHS) Packaging section. Removed LCMXO2-4000UHC part numbers.
			Updated the High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging section. Removed LCMXO2-4000UHC part numbers.
November 2014 2.8	2.8	Introduction	Updated the Features section. — Revised I/Os under Flexible Logic Architecture. — Revised standby power under Ultra Low Power Devices. — Revise input frequency range under Flexible On-Chip Clocking.
			Updated Table 1-1, MachXO2 Family Selection Guide. — Added XO2-4000U data. — Removed HE and ZE device options for XO2-4000. — Added 400-ball ftBGA.
		Pinout Information	Updated the Pinout Information Summary section. Added MachXO2-4000U caBGA400 and MachXO2-7000 caBGA400.
		Ordering Information	Updated the MachXO2 Part Number Description section. Added BG400 package.
			Updated the Ordering Information section. Added MachXO2-4000U caBGA400 and MachXO2-7000 caBGA400 part numbers.
October 2014 2.7	2.7	Ordering Information	Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Fixed typo in LCMXO2-2000ZE- 1UWG49ITR part number package.
		Architecture	Updated the Supported Standards section. Added MIPI information to Table 2-12. Supported Input Standards and Table 2-13. Supported Output Standards.
		DC and Switching Characteristics	Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.
		Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.	
			Updated the sysCONFIG Port Timing Specifications section. Updated INITN low time values.
July 2014 2.6	2.6	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics <sup>1, 2</sup> section. Updated footnote 4.
			Updated Register-to-Register Performance section. Updated foot- note.
		Ordering Information	Updated UW49 package to UWG49 in MachXO2 Part Number Description.
			Updated LCMXO2-2000ZE-1UWG49CTR package in Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging.