



Welcome to [E-XFL.COM](#)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 80  |
| Number of Logic Elements/Cells | 640   |
| Total RAM Bits                 | 18432   |
| Number of I/O                  | 78  |
| Number of Gates                | -   |
| Voltage - Supply               | 2.375V ~ 3.465V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 100-LQFP  |
| Supplier Device Package        | 100-TQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-640hc-4tg100i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-640hc-4tg100i</a> |

**Table 2-4. PLL Signal Descriptions (Continued)**

| Port Name     | I/O | Description   |
|---------------|-----|---|
| CLKOP         | O   | Primary PLL output clock (with phase shift adjustment)  |
| CLKOS         | O   | Secondary PLL output clock (with phase shift adjust)  |
| CLKOS2        | O   | Secondary PLL output clock2 (with phase shift adjust)   |
| CLKOS3        | O   | Secondary PLL output clock3 (with phase shift adjust)   |
| LOCK          | O   | PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals. |
| DPHSRC        | O   | Dynamic Phase source – ports or WISHBONE is active  |
| STDBY         | I   | Standby signal to power down the PLL  |
| RST           | I   | PLL reset without resetting the M-divider. Active high reset.                                     |
| RESETM        | I   | PLL reset - includes resetting the M-divider. Active high reset.                                  |
| RESETC        | I   | Reset for CLKOS2 output divider only. Active high reset.  |
| RESETD        | I   | Reset for CLKOS3 output divider only. Active high reset.  |
| ENCLKOP       | I   | Enable PLL output CLKOP   |
| ENCLKOS       | I   | Enable PLL output CLKOS when port is active   |
| ENCLKOS2      | I   | Enable PLL output CLKOS2 when port is active  |
| ENCLKOS3      | I   | Enable PLL output CLKOS3 when port is active  |
| PLLCLK        | I   | PLL data bus clock input signal   |
| PLLRST        | I   | PLL data bus reset. This resets only the data bus not any register values.                        |
| PLLSTB        | I   | PLL data bus strobe signal  |
| PLLWE         | I   | PLL data bus write enable signal  |
| PLLADDR [4:0] | I   | PLL data bus address  |
| PLLDATI [7:0] | I   | PLL data bus data input   |
| PLLDATO [7:0] | O   | PLL data bus data output  |
| PLLACK        | O   | PLL data bus acknowledge signal   |


## sysMEM Embedded Block RAM Memory

The MachXO2-640/U and larger devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.

**Figure 2-9. Memory Core Reset**




For further information on the sysMEM EBR block, please refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

#### EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

**Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram**



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of  $1/f_{MAX}$  (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPReset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For more details refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

## Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.

## Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

**Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)**



### Right Edge

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.

MachXO2-640U, MachXO2-1200/U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 devices contain three types of sysIO buffer pairs.

### 1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVC MOS and LV TTL). The I/O pairs on the left and right of the devices also have differential and referenced input buffers.

### 2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVC MOS and LV TTL). The I/O pairs on the bottom also have differential and referenced input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after  $V_{CC}$  and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

### 3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVC MOS and LV TTL). The I/O pairs on the top also have differential and referenced I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver. The referenced input buffer can also be configured as a differential input buffer.

## Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCIO}$  have reached  $V_{PORUP}$  level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-down to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to  $V_{CCIO}$  as the default functionality). The I/O pins will maintain the blank configuration until  $V_{CC}$  and  $V_{CCIO}$  (for I/O banks containing configuration I/Os) have reached  $V_{PORUP}$  levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

## Supported Standards

The MachXO2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVC MOS, LV TTL, and PCI. The buffer supports the LV TTL, PCI, LVC MOS 1.2, 1.5, 1.8, 2.5, and 3.3 V standards. In the LVC MOS and LV TTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO2-640U, MachXO2-1200/U and higher devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO2 devices. PCI support is provided in the bottom bank of the MachXO2-640U, MachXO2-1200/U and higher density devices. Table 2-11 summarizes the I/O characteristics of the MachXO2 PLDs.

Tables 2-11 and 2-12 show the I/O standards (together with their supply and reference voltages) supported by the MachXO2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1202, [MachXO2 sysIO Usage Guide](#).


**Figure 2-21. I<sup>2</sup>C Core Block Diagram**


Table 2-15 describes the signals interfacing with the I<sup>2</sup>C cores.

**Table 2-15. I<sup>2</sup>C Core Signal Description**

| Signal Name | I/O            | Description   |
|-------------|----------------|---|
| i2c_scl     | Bi-directional | Bi-directional clock line of the I <sup>2</sup> C core. The signal is an output if the I <sup>2</sup> C core is in master mode. The signal is an input if the I <sup>2</sup> C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO2 device.                |
| i2c_sda     | Bi-directional | Bi-directional data line of the I <sup>2</sup> C core. The signal is an output when data is transmitted from the I <sup>2</sup> C core. The signal is an input when data is received into the I <sup>2</sup> C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO2 device. |
| i2c_irqo    | Output         | Interrupt request output signal of the I <sup>2</sup> C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I <sup>2</sup> C register definitions.   |
| cfg_wake    | Output         | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I <sup>2</sup> C Tab.   |
| cfg_stby    | Output         | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I <sup>2</sup> C Tab.  |

## Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface

## Static Supply Current – ZE Devices<sup>1, 2, 3, 6</sup>

| Symbol     | Parameter  | Device        | Typ. <sup>4</sup> | Units   |
|------------|--|---------------|-------------------|---------|
| $I_{CC}$   | Core Power Supply                                    | LCMXO2-256ZE  | 18                | $\mu A$ |
|            |  | LCMXO2-640ZE  | 28                | $\mu A$ |
|            |  | LCMXO2-1200ZE | 56                | $\mu A$ |
|            |  | LCMXO2-2000ZE | 80                | $\mu A$ |
|            |  | LCMXO2-4000ZE | 124               | $\mu A$ |
|            |  | LCMXO2-7000ZE | 189               | $\mu A$ |
| $I_{CCIO}$ | Bank Power Supply <sup>5</sup><br>$V_{CCIO} = 2.5 V$ | All devices   | 1                 | $\mu A$ |

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
2. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMSO and held at  $V_{CCIO}$  or GND, on-chip oscillator is off, on-chip PLL is off. To estimate the impact of turning each of these items on, please refer to the following table or for more detail with your specific design use the Power Calculator tool.
3. Frequency = 0 MHz.
4.  $T_J = 25 ^\circ C$ , power supplies at nominal voltage.
5. Does not include pull-up/pull-down.
6. To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

## Static Power Consumption Contribution of Different Components – ZE Devices

The table below can be used for approximating static power consumption. For a more accurate power analysis for your design please use the Power Calculator tool.

| Symbol                    | Parameter                                     | Typ. | Units   |
|---------------------------|---|------|---------|
| $I_{DCBG}$                | Bandgap DC power contribution                 | 101  | $\mu A$ |
| $I_{DCPOR}$               | POR DC power contribution                     | 38   | $\mu A$ |
| $I_{DCIOMBANKCONTROLLER}$ | DC power contribution per I/O bank controller | 143  | $\mu A$ |

## Static Supply Current – HC/HE Devices<sup>1, 2, 3, 6</sup>

| Symbol            | Parameter   | Device         | Typ. <sup>4</sup> | Units |
|-------------------|---|----------------|-------------------|-------|
| I <sub>CC</sub>   | Core Power Supply   | LCMXO2-256HC   | 1.15              | mA    |
|                   |   | LCMXO2-640HC   | 1.84              | mA    |
|                   |   | LCMXO2-640UHC  | 3.48              | mA    |
|                   |   | LCMXO2-1200HC  | 3.49              | mA    |
|                   |   | LCMXO2-1200UHC | 4.80              | mA    |
|                   |   | LCMXO2-2000HC  | 4.80              | mA    |
|                   |   | LCMXO2-2000UHC | 8.44              | mA    |
|                   |   | LCMXO2-4000HC  | 8.45              | mA    |
|                   |   | LCMXO2-7000HC  | 12.87             | mA    |
|                   |   | LCMXO2-2000HE  | 1.39              | mA    |
|                   |   | LCMXO2-4000HE  | 2.55              | mA    |
|                   |   | LCMXO2-7000HE  | 4.06              | mA    |
| I <sub>CCIO</sub> | Bank Power Supply <sup>5</sup><br>V <sub>CCIO</sub> = 2.5 V | All devices    | 0                 | mA    |

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

2. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip oscillator is off, on-chip PLL is off.

3. Frequency = 0 MHz.

4. T<sub>J</sub> = 25 °C, power supplies at nominal voltage.

5. Does not include pull-up/pull-down.

6. To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

## Programming and Erase Flash Supply Current – HC/HE Devices<sup>1, 2, 3, 4</sup>

| Symbol            | Parameter                      | Device         | Typ. <sup>5</sup> | Units |
|-------------------|--------------------------------|----------------|-------------------|-------|
| I <sub>CC</sub>   | Core Power Supply              | LCMXO2-256HC   | 14.6              | mA    |
|                   |                                | LCMXO2-640HC   | 16.1              | mA    |
|                   |                                | LCMXO2-640UHC  | 18.8              | mA    |
|                   |                                | LCMXO2-1200HC  | 18.8              | mA    |
|                   |                                | LCMXO2-1200UHC | 22.1              | mA    |
|                   |                                | LCMXO2-2000HC  | 22.1              | mA    |
|                   |                                | LCMXO2-2000UHC | 26.8              | mA    |
|                   |                                | LCMXO2-4000HC  | 26.8              | mA    |
|                   |                                | LCMXO2-7000HC  | 33.2              | mA    |
|                   |                                | LCMXO2-2000HE  | 18.3              | mA    |
|                   |                                | LCMXO2-2000UHE | 20.4              | mA    |
|                   |                                | LCMXO2-4000HE  | 20.4              | mA    |
| I <sub>CCIO</sub> | Bank Power Supply <sup>6</sup> | All devices    | 0                 | mA    |

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

2. Assumes all inputs are held at V<sub>CCIO</sub> or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. T<sub>J</sub> = 25 °C, power supplies at nominal voltage.

6. Per bank. V<sub>CCIO</sub> = 2.5 V. Does not include pull-up/pull-down.

## MachXO2 External Switching Characteristics – HC/HE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

Over Recommended Operating Conditions

| Parameter   | Description                                   | Device                          | -6    |      | -5    |      | -4    |      | Units |  |  |  |
|---|---|---------------------------------|-------|------|-------|------|-------|------|-------|--|--|--|
|   |   |                                 | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |  |  |  |
| <b>Clocks</b>   |   |                                 |       |      |       |      |       |      |       |  |  |  |
| <b>Primary Clocks</b>   |   |                                 |       |      |       |      |       |      |       |  |  |  |
| $f_{MAX\_PRI}^8$  | Frequency for Primary Clock Tree              | All MachXO2 devices             | —     | 388  | —     | 323  | —     | 269  | MHz   |  |  |  |
| $t_{W\_PRI}$  | Clock Pulse Width for Primary Clock           | All MachXO2 devices             | 0.5   | —    | 0.6   | —    | 0.7   | —    | ns    |  |  |  |
| $t_{SKEW\_PRI}$   | Primary Clock Skew Within a Device            | MachXO2-256HC-HE                | —     | 912  | —     | 939  | —     | 975  | ps    |  |  |  |
|   |   | MachXO2-640HC-HE                | —     | 844  | —     | 871  | —     | 908  | ps    |  |  |  |
|   |   | MachXO2-1200HC-HE               | —     | 868  | —     | 902  | —     | 951  | ps    |  |  |  |
|   |   | MachXO2-2000HC-HE               | —     | 867  | —     | 897  | —     | 941  | ps    |  |  |  |
|   |   | MachXO2-4000HC-HE               | —     | 865  | —     | 892  | —     | 931  | ps    |  |  |  |
|   |   | MachXO2-7000HC-HE               | —     | 902  | —     | 942  | —     | 989  | ps    |  |  |  |
| <b>Edge Clock</b>   |   |                                 |       |      |       |      |       |      |       |  |  |  |
| $f_{MAX\_EDGE}^8$   | Frequency for Edge Clock                      | MachXO2-1200 and larger devices | —     | 400  | —     | 333  | —     | 278  | MHz   |  |  |  |
| <b>Pin-LUT-Pin Propagation Delay</b>                                |   |                                 |       |      |       |      |       |      |       |  |  |  |
| $t_{PD}$  | Best case propagation delay through one LUT-4 | All MachXO2 devices             | —     | 6.72 | —     | 6.96 | —     | 7.24 | ns    |  |  |  |
| <b>General I/O Pin Parameters (Using Primary Clock without PLL)</b> |   |                                 |       |      |       |      |       |      |       |  |  |  |
| $t_{CO}$  | Clock to Output – PIO Output Register         | MachXO2-256HC-HE                | —     | 7.13 | —     | 7.30 | —     | 7.57 | ns    |  |  |  |
|   |   | MachXO2-640HC-HE                | —     | 7.15 | —     | 7.30 | —     | 7.57 | ns    |  |  |  |
|   |   | MachXO2-1200HC-HE               | —     | 7.44 | —     | 7.64 | —     | 7.94 | ns    |  |  |  |
|   |   | MachXO2-2000HC-HE               | —     | 7.46 | —     | 7.66 | —     | 7.96 | ns    |  |  |  |
|   |   | MachXO2-4000HC-HE               | —     | 7.51 | —     | 7.71 | —     | 8.01 | ns    |  |  |  |
|   |   | MachXO2-7000HC-HE               | —     | 7.54 | —     | 7.75 | —     | 8.06 | ns    |  |  |  |
| $t_{SU}$  | Clock to Data Setup – PIO Input Register      | MachXO2-256HC-HE                | -0.06 | —    | -0.06 | —    | -0.06 | —    | ns    |  |  |  |
|   |   | MachXO2-640HC-HE                | -0.06 | —    | -0.06 | —    | -0.06 | —    | ns    |  |  |  |
|   |   | MachXO2-1200HC-HE               | -0.17 | —    | -0.17 | —    | -0.17 | —    | ns    |  |  |  |
|   |   | MachXO2-2000HC-HE               | -0.20 | —    | -0.20 | —    | -0.20 | —    | ns    |  |  |  |
|   |   | MachXO2-4000HC-HE               | -0.23 | —    | -0.23 | —    | -0.23 | —    | ns    |  |  |  |
|   |   | MachXO2-7000HC-HE               | -0.23 | —    | -0.23 | —    | -0.23 | —    | ns    |  |  |  |
| $t_H$   | Clock to Data Hold – PIO Input Register       | MachXO2-256HC-HE                | 1.75  | —    | 1.95  | —    | 2.16  | —    | ns    |  |  |  |
|   |   | MachXO2-640HC-HE                | 1.75  | —    | 1.95  | —    | 2.16  | —    | ns    |  |  |  |
|   |   | MachXO2-1200HC-HE               | 1.88  | —    | 2.12  | —    | 2.36  | —    | ns    |  |  |  |
|   |   | MachXO2-2000HC-HE               | 1.89  | —    | 2.13  | —    | 2.37  | —    | ns    |  |  |  |
|   |   | MachXO2-4000HC-HE               | 1.94  | —    | 2.18  | —    | 2.43  | —    | ns    |  |  |  |
|   |   | MachXO2-7000HC-HE               | 1.98  | —    | 2.23  | —    | 2.49  | —    | ns    |  |  |  |

| Parameter  | Description  | Device   | -6    |       | -5    |       | -4    |       | Units |
|--|--|--|-------|-------|-------|-------|-------|-------|-------|
|  |  |  | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| <b>Generic DDRX2 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_TX.ECLK.Centered<sup>9,12</sup></b> |  |  |       |       |       |       |       |       |       |
| $t_{DVB}$  | Output Data Valid Before CLK Output                        | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side<br>only. | 0.535 | —     | 0.670 | —     | 0.830 | —     | ns    |
| $t_{DVA}$  | Output Data Valid After CLK Output                         |  | 0.535 | —     | 0.670 | —     | 0.830 | —     | ns    |
| $f_{DATA}$   | DDRX2 Serial Output Data Speed                             |  | —     | 664   | —     | 554   | —     | 462   | Mbps  |
| $f_{DDRX2}$  | DDRX2 ECLK Frequency (minimum limited by PLL)              |  | —     | 332   | —     | 277   | —     | 231   | MHz   |
| $f_{SCLK}$   | SCLK Frequency   |  | —     | 166   | —     | 139   | —     | 116   | MHz   |
| <b>Generic DDRX4 Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Aligned<sup>9,12</sup></b>   |  |  |       |       |       |       |       |       |       |
| $t_{DIA}$  | Output Data Invalid After CLK Output                       | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side<br>only. | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| $t_{DIB}$  | Output Data Invalid Before CLK Output                      |  | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| $f_{DATA}$   | DDRX4 Serial Output Data Speed                             |  | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| $f_{DDRX4}$  | DDRX4 ECLK Frequency (minimum limited by PLL)              |  | —     | 378   | —     | 315   | —     | 262   | MHz   |
| $f_{SCLK}$   | SCLK Frequency   |  | —     | 95    | —     | 79    | —     | 66    | MHz   |
| <b>Generic DDRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Centered<sup>9,12</sup></b> |  |  |       |       |       |       |       |       |       |
| $t_{DVB}$  | Output Data Valid Before CLK Output                        | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side<br>only. | 0.455 | —     | 0.570 | —     | 0.710 | —     | ns    |
| $t_{DVA}$  | Output Data Valid After CLK Output                         |  | 0.455 | —     | 0.570 | —     | 0.710 | —     | ns    |
| $f_{DATA}$   | DDRX4 Serial Output Data Speed                             |  | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| $f_{DDRX4}$  | DDRX4 ECLK Frequency (minimum limited by PLL)              |  | —     | 378   | —     | 315   | —     | 262   | MHz   |
| $f_{SCLK}$   | SCLK Frequency   |  | —     | 95    | —     | 79    | —     | 66    | MHz   |
| <b>7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1<sup>9,12</sup></b>  |  |  |       |       |       |       |       |       |       |
| $t_{DIB}$  | Output Data Invalid Before CLK Output                      | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side<br>only. | —     | 0.160 | —     | 0.180 | —     | 0.200 | ns    |
| $t_{DIA}$  | Output Data Invalid After CLK Output                       |  | —     | 0.160 | —     | 0.180 | —     | 0.200 | ns    |
| $f_{DATA}$   | DDR71 Serial Output Data Speed                             |  | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| $f_{DDR71}$  | DDR71 ECLK Frequency                                       |  | —     | 378   | —     | 315   | —     | 262   | MHz   |
| $f_{CLKOUT}$   | 7:1 Output Clock Frequency (SCLK) (minimum limited by PLL) |  | —     | 108   | —     | 90    | —     | 75    | MHz   |

| Parameter                    | Description                           | Device  | -6    |       | -5    |       | -4    |       | Units |
|------------------------------|---------------------------------------|---|-------|-------|-------|-------|-------|-------|-------|
|                              |                                       |   | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| <b>LPDDR<sup>9, 12</sup></b> |                                       |   |       |       |       |       |       |       |       |
| $t_{DVADQ}$                  | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.369 | —     | 0.395 | —     | 0.421 | UI    |
| $t_{DVEDQ}$                  | Input Data Hold After DQS Input       |   | 0.529 | —     | 0.530 | —     | 0.527 | —     | UI    |
| $t_{DQVBS}$                  | Output Data Invalid Before DQS Output |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| $t_{DQVAS}$                  | Output Data Invalid After DQS Output  |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| $f_{DATA}$                   | MEM LPDDR Serial Data Speed           |   | —     | 280   | —     | 250   | —     | 208   | Mbps  |
| $f_{SCLK}$                   | SCLK Frequency                        |   | —     | 140   | —     | 125   | —     | 104   | MHz   |
| $f_{LPDDR}$                  | LPDDR Data Transfer Rate              |   | 0     | 280   | 0     | 250   | 0     | 208   | Mbps  |
| <b>DDR<sup>9, 12</sup></b>   |                                       |   |       |       |       |       |       |       |       |
| $t_{DVADQ}$                  | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.350 | —     | 0.387 | —     | 0.414 | UI    |
| $t_{DVEDQ}$                  | Input Data Hold After DQS Input       |   | 0.545 | —     | 0.538 | —     | 0.532 | —     | UI    |
| $t_{DQVBS}$                  | Output Data Invalid Before DQS Output |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| $t_{DQVAS}$                  | Output Data Invalid After DQS Output  |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| $f_{DATA}$                   | MEM DDR Serial Data Speed             |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| $f_{SCLK}$                   | SCLK Frequency                        |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| $f_{MEM\_DDR}$               | MEM DDR Data Transfer Rate            |   | N/A   | 300   | N/A   | 250   | N/A   | 208   | Mbps  |
| <b>DDR2<sup>9, 12</sup></b>  |                                       |   |       |       |       |       |       |       |       |
| $t_{DVADQ}$                  | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.360 | —     | 0.378 | —     | 0.406 | UI    |
| $t_{DVEDQ}$                  | Input Data Hold After DQS Input       |   | 0.555 | —     | 0.549 | —     | 0.542 | —     | UI    |
| $t_{DQVBS}$                  | Output Data Invalid Before DQS Output |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| $t_{DQVAS}$                  | Output Data Invalid After DQS Output  |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| $f_{DATA}$                   | MEM DDR Serial Data Speed             |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| $f_{SCLK}$                   | SCLK Frequency                        |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| $f_{MEM\_DDR2}$              | MEM DDR2 Data Transfer Rate           |   | N/A   | 300   | N/A   | 250   | N/A   | 208   | Mbps  |

- Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.
- General I/O timing numbers based on LVC MOS 2.5, 8 mA, 0pf load, fast slew rate.
- Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).
- DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVC MOS18.
- 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).
- For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .
- The  $t_{SU\_DEL}$  and  $t_{H\_DEL}$  values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).
- This number for general purpose usage. Duty cycle tolerance is +/- 10%.
- Duty cycle is +/- 5% for system usage.
- The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.
- High-speed DDR and LVDS not supported in SG32 (32 QFN) packages.
- Advance information for MachXO2 devices in 48 QFN packages.
- DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.


## MachXO2 Oscillator Output Frequency

| Symbol          | Parameter  | Min.    | Typ.  | Max     | Units |
|-----------------|--|---------|-------|---------|-------|
| $f_{MAX}$       | Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C)        | 125.685 | 133   | 140.315 | MHz   |
|                 | Oscillator Output Frequency (Industrial Grade Devices, -40 °C to 100 °C) | 124.355 | 133   | 141.645 | MHz   |
| $t_{DT}$        | Output Clock Duty Cycle  | 43      | 50    | 57      | %     |
| $t_{OPJIT}^1$   | Output Clock Period Jitter   | 0.01    | 0.012 | 0.02    | UIPP  |
| $t_{STABLEOSC}$ | STDBY Low to Oscillator Stable   | 0.01    | 0.05  | 0.1     | μs    |

1. Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

## MachXO2 Standby Mode Timing – HC/HE Devices

| Symbol       | Parameter                 | Device       | Min. | Typ. | Max | Units |
|--------------|---------------------------|--------------|------|------|-----|-------|
| $t_{PWRDN}$  | USERSTDBY High to Stop    | All          | —    | —    | 9   | ns    |
| $t_{PWRUP}$  | USERSTDBY Low to Power Up | LCMXO2-256   | —    | —    | —   | μs    |
|              |                           | LCMXO2-640   | —    | —    | —   | μs    |
|              |                           | LCMXO2-640U  | —    | —    | —   | μs    |
|              |                           | LCMXO2-1200  | 20   | —    | 50  | μs    |
|              |                           | LCMXO2-1200U | —    | —    | —   | μs    |
|              |                           | LCMXO2-2000  | —    | —    | —   | μs    |
|              |                           | LCMXO2-2000U | —    | —    | —   | μs    |
|              |                           | LCMXO2-4000  | —    | —    | —   | μs    |
|              |                           | LCMXO2-7000  | —    | —    | —   | μs    |
| $t_{WSTDBY}$ | USERSTDBY Pulse Width     | All          | 18   | —    | —   | ns    |



## MachXO2 Standby Mode Timing – ZE Devices

| Symbol           | Parameter                        | Device      | Min. | Typ. | Max | Units |
|------------------|----------------------------------|-------------|------|------|-----|-------|
| $t_{PWRDN}$      | USERSTDBY High to Stop           | All         | —    | —    | 13  | ns    |
| $t_{PWRUP}$      | USERSTDBY Low to Power Up        | LCMXO2-256  | —    | —    | —   | μs    |
|                  |                                  | LCMXO2-640  | —    | —    | —   | μs    |
|                  |                                  | LCMXO2-1200 | 20   | —    | 50  | μs    |
|                  |                                  | LCMXO2-2000 | —    | —    | —   | μs    |
|                  |                                  | LCMXO2-4000 | —    | —    | —   | μs    |
|                  |                                  | LCMXO2-7000 | —    | —    | —   | μs    |
| $t_{WSTDBY}$     | USERSTDBY Pulse Width            | All         | 19   | —    | —   | ns    |
| $t_{BNDGAPSTBL}$ | USERSTDBY High to Bandgap Stable | All         | —    | —    | 15  | ns    |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMxo2-2000ZE-1TG100C  | 2112 | 1.2 V          | -1    | Halogen-Free TQFP  | 100   | COM   |
| LCMxo2-2000ZE-2TG100C  | 2112 | 1.2 V          | -2    | Halogen-Free TQFP  | 100   | COM   |
| LCMxo2-2000ZE-3TG100C  | 2112 | 1.2 V          | -3    | Halogen-Free TQFP  | 100   | COM   |
| LCMxo2-2000ZE-1MG132C  | 2112 | 1.2 V          | -1    | Halogen-Free csBGA | 132   | COM   |
| LCMxo2-2000ZE-2MG132C  | 2112 | 1.2 V          | -2    | Halogen-Free csBGA | 132   | COM   |
| LCMxo2-2000ZE-3MG132C  | 2112 | 1.2 V          | -3    | Halogen-Free csBGA | 132   | COM   |
| LCMxo2-2000ZE-1TG144C  | 2112 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | COM   |
| LCMxo2-2000ZE-2TG144C  | 2112 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | COM   |
| LCMxo2-2000ZE-3TG144C  | 2112 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | COM   |
| LCMxo2-2000ZE-1BG256C  | 2112 | 1.2 V          | -1    | Halogen-Free caBGA | 256   | COM   |
| LCMxo2-2000ZE-2BG256C  | 2112 | 1.2 V          | -2    | Halogen-Free caBGA | 256   | COM   |
| LCMxo2-2000ZE-3BG256C  | 2112 | 1.2 V          | -3    | Halogen-Free caBGA | 256   | COM   |
| LCMxo2-2000ZE-1FTG256C | 2112 | 1.2 V          | -1    | Halogen-Free ftBGA | 256   | COM   |
| LCMxo2-2000ZE-2FTG256C | 2112 | 1.2 V          | -2    | Halogen-Free ftBGA | 256   | COM   |
| LCMxo2-2000ZE-3FTG256C | 2112 | 1.2 V          | -3    | Halogen-Free ftBGA | 256   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMxo2-4000ZE-1QN84C   | 4320 | 1.2 V          | -1    | Halogen-Free QFN   | 84    | COM   |
| LCMxo2-4000ZE-2QN84C   | 4320 | 1.2 V          | -2    | Halogen-Free QFN   | 84    | COM   |
| LCMxo2-4000ZE-3QN84C   | 4320 | 1.2 V          | -3    | Halogen-Free QFN   | 84    | COM   |
| LCMxo2-4000ZE-1MG132C  | 4320 | 1.2 V          | -1    | Halogen-Free csBGA | 132   | COM   |
| LCMxo2-4000ZE-2MG132C  | 4320 | 1.2 V          | -2    | Halogen-Free csBGA | 132   | COM   |
| LCMxo2-4000ZE-3MG132C  | 4320 | 1.2 V          | -3    | Halogen-Free csBGA | 132   | COM   |
| LCMxo2-4000ZE-1TG144C  | 4320 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | COM   |
| LCMxo2-4000ZE-2TG144C  | 4320 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | COM   |
| LCMxo2-4000ZE-3TG144C  | 4320 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | COM   |
| LCMxo2-4000ZE-1BG256C  | 4320 | 1.2 V          | -1    | Halogen-Free caBGA | 256   | COM   |
| LCMxo2-4000ZE-2BG256C  | 4320 | 1.2 V          | -2    | Halogen-Free caBGA | 256   | COM   |
| LCMxo2-4000ZE-3BG256C  | 4320 | 1.2 V          | -3    | Halogen-Free caBGA | 256   | COM   |
| LCMxo2-4000ZE-1FTG256C | 4320 | 1.2 V          | -1    | Halogen-Free ftBGA | 256   | COM   |
| LCMxo2-4000ZE-2FTG256C | 4320 | 1.2 V          | -2    | Halogen-Free ftBGA | 256   | COM   |
| LCMxo2-4000ZE-3FTG256C | 4320 | 1.2 V          | -3    | Halogen-Free ftBGA | 256   | COM   |
| LCMxo2-4000ZE-1BG332C  | 4320 | 1.2 V          | -1    | Halogen-Free caBGA | 332   | COM   |
| LCMxo2-4000ZE-2BG332C  | 4320 | 1.2 V          | -2    | Halogen-Free caBGA | 332   | COM   |
| LCMxo2-4000ZE-3BG332C  | 4320 | 1.2 V          | -3    | Halogen-Free caBGA | 332   | COM   |
| LCMxo2-4000ZE-1FG484C  | 4320 | 1.2 V          | -1    | Halogen-Free fpBGA | 484   | COM   |
| LCMxo2-4000ZE-2FG484C  | 4320 | 1.2 V          | -2    | Halogen-Free fpBGA | 484   | COM   |
| LCMxo2-4000ZE-3FG484C  | 4320 | 1.2 V          | -3    | Halogen-Free fpBGA | 484   | COM   |

**High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32C  | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-5SG32C  | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-6SG32C  | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-4SG48C  | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-5SG48C  | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-6SG48C  | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-4UMG64C | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free uCBGA | 64    | COM   |
| LCMXO2-256HC-5UMG64C | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free uCBGA | 64    | COM   |
| LCMXO2-256HC-6UMG64C | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free uCBGA | 64    | COM   |
| LCMXO2-256HC-4TG100C | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-5TG100C | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-6TG100C | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-4MG132C | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-5MG132C | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-6MG132C | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | COM   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48C  | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-5SG48C  | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-6SG48C  | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-4TG100C | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-5TG100C | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-6TG100C | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-4MG132C | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-5MG132C | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-6MG132C | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | COM   |

| Part Number           | LUTs | Supply Voltage | Grade | Package           | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144C | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-5TG144C | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-6TG144C | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP | 144   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1TG100IR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-2TG100IR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-3TG100IR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-1MG132IR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-2MG132IR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-3MG132IR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-1TG144IR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200ZE-2TG144IR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200ZE-3TG144IR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | IND   |

1. Specifications for the "LCMXO2-1200ZE-speed package IR1" are the same as the "LCMXO2-1200ZE-speed package I" devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

| Part Number           | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|-----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4SG32I  | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-1200HC-5SG32I  | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-1200HC-6SG32I  | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-1200HC-4TG100I | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200HC-5TG100I | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200HC-6TG100I | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200HC-4MG132I | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200HC-5MG132I | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200HC-6MG132I | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200HC-4TG144I | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200HC-5TG144I | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200HC-6TG144I | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | IND   |

| Part Number             | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|-------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200UHC-4FTG256I | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-1200UHC-5FTG256I | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-1200UHC-6FTG256I | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HC-4TG100I  | 2112 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HC-5TG100I  | 2112 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HC-6TG100I  | 2112 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HC-4MG132I  | 2112 | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HC-5MG132I  | 2112 | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HC-6MG132I  | 2112 | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HC-4TG144I  | 2112 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HC-5TG144I  | 2112 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HC-6TG144I  | 2112 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HC-4BG256I  | 2112 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HC-5BG256I  | 2112 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HC-6BG256I  | 2112 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HC-4FTG256I | 2112 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HC-5FTG256I | 2112 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HC-6FTG256I | 2112 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHC-4FG484I | 2112 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHC-5FG484I | 2112 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHC-6FG484I | 2112 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 484   | IND   |

| Date       | Version | Section                          | Change Summary   |
|------------|---------|----------------------------------|--|
| May 2016   | 3.2     | All                              | Moved designation for 84 QFN package information from 'Advanced' to 'Final'.   |
|            |         | Introduction                     | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.<br>— Added 'Advanced' 48 QFN package.<br>— Revised footnote 6.<br>— Added footnote 9.   |
|            |         | DC and Switching Characteristics | Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Added footnote 12.<br>Updated the MachXO2 External Switching Characteristics – ZE Devices section. Added footnote 12.  |
|            |         | Pinout Information               | Updated the Signal Descriptions section. Added information on GND signal.<br>Updated the Pinout Information Summary section.<br>— Added 'Advanced' MachXO2-256 48 QFN values.<br>— Added 'Advanced' MachXO2-640 48 QFN values.<br>— Added footnote to GND.<br>— Added footnotes 2 and 3. |
|            |         | Ordering Information             | Updated the MachXO2 Part Number Description section. Added 'Advanced' SG48 package and revised footnote.<br>Updated the Ordering Information section.<br>— Added part numbers for 'Advanced' QFN 48 package.   |
|            |         |                                  |  |
| March 2016 | 3.1     | Introduction                     | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.<br>— Added 32 QFN value for XO2-1200.<br>— Added 84 QFN (7 mm x 7 mm, 0.5 mm) package.<br>— Modified package name to 100-pin TQFP.<br>— Modified package name to 144-pin TQFP.<br>— Added footnote.     |
|            |         | Architecture                     | Updated the Typical I/O Behavior During Power-up section. Removed reference to TN1202.   |
|            |         | DC and Switching Characteristics | Updated the sysCONFIG Port Timing Specifications section. Revised $t_{DPPDONE}$ and $t_{DPPINIT}$ Max. values per PCN 03A-16, released March 2016.   |
|            |         | Pinout Information               | Updated the Pinout Information Summary section.<br>— Added MachXO2-1200 32 QFN values.<br>— Added 'Advanced' MachXO2-4000 84 QFN values.   |
|            |         | Ordering Information             | Updated the MachXO2 Part Number Description section. Added 'Advanced' QN84 package and footnote.<br>Updated the Ordering Information section.<br>— Added part numbers for 1280 LUTs QFN 32 package.<br>— Added part numbers for 4320 LUTs QFN 84 package.                                |
| March 2015 | 3.0     | Introduction                     | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.<br>— Changed 64-ball ucBGA dimension.   |
|            |         | Architecture                     | Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.  |

| Date          | Version | Section                          | Change Summary  |
|---------------|---------|----------------------------------|---|
| December 2014 | 2.9     | Introduction                     | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.<br>— Removed XO2-4000U data.<br>— Removed 400-ball ftBGA.<br>— Removed 25-ball WLCSP value for XO2-2000U.                      |
|               |         | DC and Switching Characteristics | Updated the Recommended Operating Conditions section. Adjusted Max. values for $V_{CC}$ and $V_{CCIO}$ .  |
|               |         | Pinout Information               | Updated the sysIO Recommended Operating Conditions section. Adjusted Max. values for LVCMOS 3.3, LVTTL, PCI, LVDS33 and LVPECL.   |
|               |         | Ordering Information             | Updated the Pinout Information Summary section. Removed MachXO2-4000U.  |
|               |         |                                  | Updated the MachXO2 Part Number Description section. Removed BG400 package.   |
|               |         |                                  | Updated the High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging section. Removed LCMXO2-4000UHC part numbers.   |
| November 2014 | 2.8     | Introduction                     | Updated the Features section.<br>— Revised I/Os under Flexible Logic Architecture.<br>— Revised standby power under Ultra Low Power Devices.<br>— Revise input frequency range under Flexible On-Chip Clocking. |
|               |         |                                  | Updated Table 1-1, MachXO2 Family Selection Guide.<br>— Added XO2-4000U data.<br>— Removed HE and ZE device options for XO2-4000.<br>— Added 400-ball ftBGA.  |
|               |         | Pinout Information               | Updated the Pinout Information Summary section. Added MachXO2-4000U caBGA400 and MachXO2-7000 caBGA400.   |
|               |         | Ordering Information             | Updated the MachXO2 Part Number Description section. Added BG400 package.<br>Updated the Ordering Information section. Added MachXO2-4000U caBGA400 and MachXO2-7000 caBGA400 part numbers.                     |
| October 2014  | 2.7     | Ordering Information             | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section. Fixed typo in LCMXO2-2000ZE-1UWG49ITR part number package.   |
|               |         | Architecture                     | Updated the Supported Standards section. Added MIPI information to Table 2-12. Supported Input Standards and Table 2-13. Supported Output Standards.  |
|               |         | DC and Switching Characteristics | Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.  |
|               |         |                                  | Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.   |
|               |         |                                  | Updated the sysCONFIG Port Timing Specifications section.<br>Updated INITN low time values.   |
| July 2014     | 2.6     | DC and Switching Characteristics | Updated sysIO Single-Ended DC Electrical Characteristics <sup>1,2</sup> section.<br>Updated footnote 4.   |
|               |         |                                  | Updated Register-to-Register Performance section. Updated footnote.   |
|               |         | Ordering Information             | Updated UW49 package to UWG49 in MachXO2 Part Number Description.   |
|               |         |                                  | Updated LCMXO2-2000ZE-1UWG49CTR package in Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging.   |

| Date         | Version | Section                          | Change Summary   |
|--------------|---------|----------------------------------|--|
| January 2013 | 02.0    | Introduction                     | Updated the total number IOs to include JTAGENB.   |
|              |         | Architecture                     | Supported Output Standards table – Added 3.3 V <sub>CCIO</sub> (Typ.) to LVDS row.<br>Changed SRAM CRC Error Detection to Soft Error Detection.  |
|              |         | DC and Switching Characteristics | Power Supply Ramp Rates table – Updated Units column for t <sub>RAMP</sub> symbol.<br>Added new Maximum sysIO Buffer Performance table.<br>sysCLOCK PLL Timing table – Updated Min. column values for f <sub>IN</sub> , f <sub>OUT</sub> , f <sub>OUT2</sub> and f <sub>PFD</sub> parameters. Added t <sub>SPO</sub> parameter. Updated footnote 6.<br>MachXO2 Oscillator Output Frequency table – Updated symbol name for t <sub>STABLEOSC</sub> .<br>DC Electrical Characteristics table – Updated conditions for I <sub>IL</sub> , I <sub>IH</sub> symbols.<br>Corrected parameters tDQVBS and tDQVAS |
|              |         |                                  | Corrected MachXO2 ZE parameters tDVADQ and tDVDEDQ   |
|              |         |                                  | Pinout Information   |
|              |         |                                  | Included the MachXO2-4000HE 184 csBGA package.   |
|              |         |                                  | Ordering Information   |
|              |         |                                  | Updated part number.   |
| April 2012   | 01.9    | Architecture                     | Removed references to TN1200.  |
|              |         | Ordering Information             | Updated the Device Status portion of the MachXO2 Part Number Description to include the 50 parts per reel for the WLCSP package.   |
|              |         |                                  | Added new part number and footnote 2 for LCMXO2-1200ZE-1UWG25ITR50.  |
|              |         |                                  | Updated footnote 1 for LCMXO2-1200ZE-1UWG25ITR.  |
| March 2012   | 01.8    | Supplemental Information         | Removed references to TN1200.  |
|              |         | Introduction                     | Added 32 QFN packaging information to Features bullets and MachXO2 Family Selection Guide table.   |
|              |         | DC and Switching Characteristics | Changed 'STANDBY' to 'USERSTDBY' in Standby Mode timing diagram.   |
|              |         | Pinout Information               | Removed footnote from Pin Information Summary tables.  |
|              |         |                                  | Added 32 QFN package to Pin Information Summary table.   |
|              |         | Ordering Information             | Updated Part Number Description and Ordering Information tables for 32 QFN package.  |
|              |         |                                  | Updated topside mark diagram in the Ordering Information section.  |

| Date          | Version            | Section                          | Change Summary   |
|---------------|--------------------|----------------------------------|--|
| February 2012 | 01.7               | All                              | Updated document with new corporate logo.  |
|               |                    | —                                | Data sheet status changed from preliminary to final.   |
|               | 01.6               | Introduction                     | MachXO2 Family Selection Guide table – Removed references to 49-ball WLCSP.  |
|               |                    | DC and Switching Characteristics | Updated Flash Download Time table.   |
|               |                    |                                  | Modified Storage Temperature in the Absolute Maximum Ratings section.  |
|               |                    |                                  | Updated $I_{DK}$ max in Hot Socket Specifications table.   |
|               |                    |                                  | Modified Static Supply Current tables for ZE and HC/HE devices.  |
|               |                    |                                  | Updated Power Supply Ramp Rates table.   |
|               |                    |                                  | Updated Programming and Erase Supply Current tables.   |
|               |                    |                                  | Updated data in the External Switching Characteristics table.  |
|               |                    |                                  | Corrected Absolute Maximum Ratings for Dedicated Input Voltage Applied for LCMXO2 HC.  |
|               |                    |                                  | DC Electrical Characteristics table – Minor corrections to conditions for $I_{IL}$ , $I_{IH}$ .  |
|               | Pinout Information | Pinout Information               | Removed references to 49-ball WLCSP.   |
|               |                    |                                  | Signal Descriptions table – Updated description for GND, VCC, and VCCIOx.  |
|               |                    |                                  | Updated Pin Information Summary table – Number of VCCIOs, GNDs, VCCs, and Total Count of Bonded Pins for MachXO2-256, 640, and 640U and Dual Function I/O for MachXO2-4000 332caBGA.   |
|               | August 2011        | Ordering Information             | Removed references to 49-ball WLCSP  |
|               | 01.5               | DC and Switching Characteristics | Updated ESD information.   |
|               |                    | Ordering Information             | Updated footnote for ordering WLCSP devices.   |
|               | 01.4               | Architecture                     | Updated information in Clock/Control Distribution Network and sys-CLOCK Phase Locked Loops (PLLs).   |
|               |                    | DC and Switching Characteristics | Updated $I_{IL}$ and $I_{IH}$ conditions in the DC Electrical Characteristics table.   |
|               |                    | Pinout Information               | Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables.   |
|               |                    |                                  | Updated Pin Information Summary table: Dual Function I/O, DQS Groups Bank 1, Total General Purpose Single-Ended I/O, Differential I/O Per Bank, Total Count of Bonded Pins, Gearboxes. |
|               |                    |                                  | Added column of data for MachXO2-2000 49 WLCSP.  |
|               |                    | Ordering Information             | Updated R1 Device Specifications text section with information on migration from MachXO2-1200-R1 to Standard (non-R1) devices.   |
|               |                    |                                  | Corrected Supply Voltage typo for part numbers: LCMX02-2000UHE-4FG484I, LCMX02-2000UHE-5FG484I, LCMX02-2000UHE-6FG484I.  |
|               |                    |                                  | Added footnote for WLCSP package parts.  |
|               |                    | Supplemental Information         | Removed reference to Stand-alone Power Calculator for MachXO2 Devices. Added reference to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard (non-R1) Devices.           |