
# E · ) ( Fartice Semiconductor Corporation - <u>LCMXO2-7000HC-4BG256C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 858  |
| Number of Logic Elements/Cells | 6864   |
| Total RAM Bits                 | 245760   |
| Number of I/O                  | 206  |
| Number of Gates                | -  |
| Voltage - Supply               | 2.375V ~ 3.465V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 256-LFBGA  |
| Supplier Device Package        | 256-CABGA (14x14)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-7000hc-4bg256c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Introduction

The MachXO2 family of ultra low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), preengineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO2 devices are designed on a 65 nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO2 devices are available in two versions – ultra low power (ZE) and high performance (HC and HE) devices. The ultra low power devices are offered in three speed grades –1, –2 and –3, with –3 being the fastest. Similarly, the high-performance devices are offered in three speed grades: –4, –5 and –6, with –6 being the fastest. HC devices have an internal linear voltage regulator which supports external V<sub>CC</sub> supply voltages of 3.3 V or 2.5 V. ZE and HE devices only accept 1.2 V as the external V<sub>CC</sub> supply voltage. With the exception of power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 mm x 2.5 mm WLCSP to the 23 mm x 23 mm fpBGA. MachXO2 devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The pre-engineered source synchronous logic implemented in the MachXO2 device family supports a broad range of interface standards, including LPDDR, DDR, DDR2 and 7:1 gearing for display I/Os.

The MachXO2 devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO2 devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO2 devices also provide flexible, reliable and secure configuration from on-chip Flash memory. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I<sup>2</sup>C port. Additionally, MachXO2 devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO2 family of devices. Popular logic synthesis tools provide synthesis library support for MachXO2. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO2 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE<sup>™</sup> modules, including a number of reference designs licensed free of charge, optimized for the MachXO2 PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



## Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
   WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

| Function | Туре             | Signal Names   | Description  |
|----------|------------------|----------------|--|
| Input    | Data signal      | A0, B0, C0, D0 | Inputs to LUT4   |
| Input    | Data signal      | A1, B1, C1, D1 | Inputs to LUT4   |
| Input    | Multi-purpose    | M0/M1          | Multi-purpose input  |
| Input    | Control signal   | CE             | Clock enable   |
| Input    | Control signal   | LSR            | Local set/reset  |
| Input    | Control signal   | CLK            | System clock   |
| Input    | Inter-PFU signal | FCIN           | Fast carry in <sup>1</sup>   |
| Output   | Data signals     | F0, F1         | LUT4 output register bypass signals                                  |
| Output   | Data signals     | Q0, Q1         | Register outputs   |
| Output   | Data signals     | OFX0           | Output of a LUT5 MUX   |
| Output   | Data signals     | OFX1           | Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice |
| Output   | Inter-PFU signal | FCO            | Fast carry out <sup>1</sup>  |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

#### **FIFO Configuration**

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

#### Table 2-7. Programmable FIFO Flag Ranges

| Flag Name         | Programming Range           |
|-------------------|-----------------------------|
| Full (FF)         | 1 to max (up to $2^{N}$ -1) |
| Almost Full (AF)  | 1 to Full-1                 |
| Almost Empty (AE) | 1 to Full-1                 |
| Empty (EF)        | 0                           |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

#### **Memory Core Reset**

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.



## Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.



MachXO2-640U, MachXO2-1200/U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 devices contain three types of sysIO buffer pairs.

#### 1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the left and right of the devices also have differential and referenced input buffers.

## 2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the bottom also have differential and referenced input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after  $V_{CC}$  and  $V_{CCIO}$  are at valid operating levels and the device has been configured.

#### 3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two singleended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the top also have differential and referenced I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver. The referenced input buffer can also be configured as a differential input buffer.

## Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCIO0}$  have reached  $V_{PORUP}$  level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pulldown to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to  $V_{CCIO}$  as the default functionality). The I/O pins will maintain the blank configuration until  $V_{CC}$  and  $V_{CCIO}$  (for I/O banks containing configuration I/Os) have reached  $V_{PORUP}$  levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

## **Supported Standards**

The MachXO2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, and PCI. The buffer supports the LVTTL, PCI, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO2-640U, MachXO2-1200/U and higher devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO2 devices. PCI support is provided in the bottom bank of theMachXO2-640U, MachXO2-1200/U and higher density devices. Table 2-11 summarizes the I/O characteristics of the MachXO2 PLDs.

Tables 2-11 and 2-12 show the I/O standards (together with their supply and reference voltages) supported by the MachXO2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1202, MachXO2 sysIO Usage Guide.



## Figure 2-20. Embedded Function Block Interface



## Hardened I<sup>2</sup>C IP Core

Every MachXO2 device contains two I<sup>2</sup>C IP cores. These are the primary and secondary I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the  $I^2C$  bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an  $I^2C$  Master. The  $I^2C$  cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



For more details on these embedded functions, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

## **User Flash Memory (UFM)**

MachXO2-640/U and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I<sup>2</sup>C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

## **Standby Mode and Power Saving Options**

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2 V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5 V V<sub>CC</sub> and 3.3 V V<sub>CC</sub> while the HE devices operate at 1.2 V V<sub>CC</sub>.

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO2 devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



## **Configuration and Testing**

This section describes the configuration and testing features of the MachXO2 family.

## IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V<sub>CCIO</sub> Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

## **Device Configuration**

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

- 1. Internal Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, MachXO2 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



## Programming and Erase Flash Supply Current – ZE Devices<sup>1, 2, 3, 4</sup>

| Symbol | Parameter                      | Device        | Typ.⁵ | Units |
|--------|--------------------------------|---------------|-------|-------|
| Symbol |                                | LCMXO2-256ZE  | 13    | mA    |
|        |                                | LCMXO2-640ZE  | 14    | mA    |
|        | Core Power Supply              | LCMXO2-1200ZE | 15    | mA    |
|        | Core Fower Supply              | LCMXO2-2000ZE | 17    | mA    |
|        |                                | LCMXO2-4000ZE | 18    | mA    |
|        |                                | LCMXO2-7000ZE | 20    | mA    |
| ICCIO  | Bank Power Supply <sup>6</sup> | All devices   | 0     | mA    |

1. For further information on supply current, please refer to TN1198, Power Estimation and Management for MachXO2 Devices.

2. Assumes all inputs are held at  $V_{\mbox{CCIO}}$  or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. TJ = 25 °C, power supplies at nominal voltage.

6. Per bank.  $V_{CCIO}$  = 2.5 V. Does not include pull-up/pull-down.



|                    |  |  | _       | -3       | _         | 2      | -1      |         |                        |
|--------------------|--|--|---------|----------|-----------|--------|---------|---------|------------------------|
| Parameter          | Description  | Device   | Min.    | Max.     | Min.      | Max.   | Min.    | Max.    | Units                  |
| Generic DDR        | 2 Outputs with Clock and Data C                                  | Centered at Pin Using P  | CLK Pin | for Cloc | k Input – | GDDRX  | 2_TX.EC | CLK.Cen | tered <sup>9, 12</sup> |
| t <sub>DVB</sub>   | Output Data Valid Before CLK<br>Output                           |  | 1.445   | _        | 1.760     | _      | 2.140   | _       | ns                     |
| t <sub>DVA</sub>   | Output Data Valid After CLK<br>Output                            | MachXO2-640U,  | 1.445   | _        | 1.760     | _      | 2.140   | _       | ns                     |
| f <sub>DATA</sub>  | DDRX2 Serial Output Data<br>Speed                                | MachXO2-1200/U<br>and larger devices,<br>top side only                   | _       | 280      |           | 234    | _       | 194     | Mbps                   |
| f <sub>DDRX2</sub> | DDRX2 ECLK Frequency<br>(minimum limited by PLL)                 | top side only  | _       | 140      |           | 117    | _       | 97      | MHz                    |
| f <sub>SCLK</sub>  | SCLK Frequency   |  |         | 70       | _         | 59     | —       | 49      | MHz                    |
| Generic DDR        | X4 Outputs with Clock and Data                                   | Aligned at Pin Using P   | CLK Pin | for Cloc | k Input   | - GDDR | X4_TX.E | CLK.Ali | gned <sup>9, 12</sup>  |
| t <sub>DIA</sub>   | Output Data Invalid After CLK<br>Output                          |  | _       | 0.270    | _         | 0.300  | _       | 0.330   | ns                     |
| t <sub>DIB</sub>   | Output Data Invalid Before<br>CLK Output                         | MachXO2-640U,<br>MachXO2-1200/U  | _       | 0.270    |           | 0.300  | _       | 0.330   | ns                     |
| f <sub>DATA</sub>  | DDRX4 Serial Output Data<br>Speed                                | and larger devices,<br>top side only                                     | _       | 420      |           | 352    | _       | 292     | Mbps                   |
| f <sub>DDRX4</sub> | DDRX4 ECLK Frequency   |  |         | 210      | _         | 176    |         | 146     | MHz                    |
| f <sub>SCLK</sub>  | SCLK Frequency   |  |         | 53       |           | 44     | —       | 37      | MHz                    |
| Generic DDR        | 4 Outputs with Clock and Data C                                  | entered at Pin Using P   | CLK Pin | for Cloc | k Input – | GDDRX  | 4_TX.EC | LK.Cen  | tered <sup>9, 12</sup> |
| t <sub>DVB</sub>   | Output Data Valid Before CLK<br>Output                           |  | 0.873   | _        | 1.067     | _      | 1.319   | _       | ns                     |
| t <sub>DVA</sub>   | Output Data Valid After CLK<br>Output                            | MachXO2-640U,  | 0.873   |          | 1.067     | _      | 1.319   | _       | ns                     |
| f <sub>DATA</sub>  | DDRX4 Serial Output Data<br>Speed                                | MachXO2-1200/U<br>and larger devices,<br>top side only                   | _       | 420      |           | 352    | _       | 292     | Mbps                   |
| f <sub>DDRX4</sub> | DDRX4 ECLK Frequency<br>(minimum limited by PLL)                 |  | _       | 210      |           | 176    | _       | 146     | MHz                    |
| f <sub>SCLK</sub>  | SCLK Frequency   |  |         | 53       | _         | 44     | —       | 37      | MHz                    |
| 7:1 LVDS Out       | tputs – GDDR71_TX.ECLK.7:1 <sup>s</sup>                          | , 12   |         |          |           |        |         | •       |                        |
| t <sub>DIB</sub>   | Output Data Invalid Before<br>CLK Output                         |  | _       | 0.240    | _         | 0.270  | _       | 0.300   | ns                     |
| t <sub>DIA</sub>   | Output Data Invalid After CLK<br>Output                          | MachXO2-640U,  | _       | 0.240    |           | 0.270  | _       | 0.300   | ns                     |
| f <sub>DATA</sub>  | DDR71 Serial Output Data<br>Speed                                | MachXO2-6400,<br>MachXO2-1200/U<br>and larger devices,<br>top side only. | _       | 420      | _         | 352    | _       | 292     | Mbps                   |
| f <sub>DDR71</sub> | DDR71 ECLK Frequency   |  |         | 210      | _         | 176    |         | 146     | MHz                    |
| fclkout            | 7:1 Output Clock Frequency<br>(SCLK) (minimum limited by<br>PLL) |  | _       | 60       | _         | 50     | _       | 42      | MHz                    |



## sysCLOCK PLL Timing (Continued)

#### **Over Recommended Operating Conditions**

| Parameter              | Descriptions          | Conditions | Min. | Max. | Units      |
|------------------------|-----------------------|------------|------|------|------------|
| t <sub>ROTATE_WD</sub> | PHASESTEP Pulse Width |            | 4    | _    | VCO Cycles |

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after  $t_{LOCK}$  for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide for more details.

5. At minimum  $f_{PFD}$  As the  $f_{PFD}$  increases the time will decrease to approximately 60% the value listed.

6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.

7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.

8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



# MachXO2 Family Data Sheet Pinout Information

March 2017

Data Sheet DS1035

## **Signal Descriptions**

| Signal Name                              | I/O       | Descriptions   |
|--|-----------|--|
| General Purpose                          |           |  |
|  |           | [Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).   |
|  |           | [Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.  |
|  |           | [A/B/C/D] indicates the PIO within the group to which the pad is connected.  |
| P[Edge] [Row/Column<br>Number]_[A/B/C/D] | I/O       | Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.   |
|  |           | During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased. |
| NC                                       | —         | No connect.  |
| GND                                      | _         | GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together.<br>For QFN 48 package, the exposed die pad is the device ground.  |
| VCC                                      | _         | $V_{CC}$ – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.  |
| VCCIOx                                   | _         | VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.  |
| PLL and Clock Function                   | ons (Us   | ed as user-programmable I/O pins when not used for PLL or clock pins)  |
| [LOC]_GPLL[T, C]_IN                      | _         | Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.  |
| [LOC]_GPLL[T, C]_FB                      | _         | Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.  |
| PCLK [n]_[2:0]                           | —         | Primary Clock pads. One to three clock pads per side.  |
| Test and Programming                     | g (Dual f | function pins used for test access port and during sysCONFIG™)   |
| TMS                                      | I         | Test Mode Select input pin, used to control the 1149.1 state machine.  |
| ТСК                                      | I         | Test Clock input pin, used to clock the 1149.1 state machine.  |
| TDI                                      | I         | Test Data input pin, used to load data into the device using an 1149.1 state machine.  |
| TDO                                      | 0         | Output pin – Test Data output pin used to shift data out of the device using 1149.1.   |
|  |           | Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:  |
| JTAGENB                                  | I         | If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.   |
|  |           | If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.   |
|  |           | For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.  |
| Configuration (Dual fu                   | nction p  | ins used during sysCONFIG)   |
| PROGRAMN                                 | I         | Initiates configuration sequence when asserted low. During configuration, or when reserved as PROGRAMN in user mode, this pin always has an active pull-up.  |

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





\_

|   | MachXO2-7000 |           |           |           |           |           |  |
|---|--------------|-----------|-----------|-----------|-----------|-----------|--|
|   | 144 TQFP     | 256 caBGA | 256 ftBGA | 332 caBGA | 400 caBGA | 484 fpBGA |  |
| General Purpose I/O per Bank                              |              | 1         | 1         |           |           | 1         |  |
| Bank 0  | 27           | 50        | 50        | 68        | 83        | 82        |  |
| Bank 1  | 29           | 52        | 52        | 70        | 84        | 84        |  |
| Bank 2  | 29           | 52        | 52        | 70        | 84        | 84        |  |
| Bank 3  | 9            | 16        | 16        | 24        | 28        | 28        |  |
| Bank 4  | 10           | 16        | 16        | 16        | 24        | 24        |  |
| Bank 5  | 10           | 20        | 20        | 30        | 32        | 32        |  |
| Total General Purpose Single Ended I/O                    | 114          | 206       | 206       | 278       | 335       | 334       |  |
| Differential I/O per Bank                                 |              |           |           |           |           |           |  |
| Bank 0  | 14           | 25        | 25        | 34        | 42        | 41        |  |
| Bank 1  | 14           | 26        | 26        | 35        | 42        | 42        |  |
| Bank 2  | 14           | 26        | 26        | 35        | 42        | 42        |  |
| Bank 3  | 4            | 8         | 8         | 12        | 14        | 14        |  |
| Bank 4  | 5            | 8         | 8         | 8         | 12        | 12        |  |
| Bank 5  | 5            | 10        | 10        | 15        | 16        | 16        |  |
| Total General Purpose Differential I/O                    | 56           | 103       | 103       | 139       | 168       | 167       |  |
| Dual Function I/O   | 37           | 37        | 37        | 37        | 37        | 37        |  |
| High-speed Differential I/O                               |              | -         | -         | -         | -         | -         |  |
| Bank 0  | 9            | 20        | 20        | 21        | 21        | 21        |  |
| Gearboxes   |              |           |           |           |           |           |  |
| Number of 7:1 or 8:1 Output Gearbox<br>Available (Bank 0) | 9            | 20        | 20        | 21        | 21        | 21        |  |
| Number of 7:1 or 8:1 Input Gearbox<br>Available (Bank 2)  | 14           | 20        | 20        | 21        | 21        | 21        |  |
| DQS Groups  |              |           |           |           | •         | •         |  |
| Bank 1  | 2            | 2         | 2         | 2         | 2         | 2         |  |
| VCCIO Pins  |              |           |           |           |           |           |  |
| Bank 0  | 3            | 4         | 4         | 4         | 5         | 10        |  |
| Bank 1  | 3            | 4         | 4         | 4         | 5         | 10        |  |
| Bank 2  | 3            | 4         | 4         | 4         | 5         | 10        |  |
| Bank 3  | 1            | 1         | 1         | 2         | 2         | 3         |  |
| Bank 4  | 1            | 2         | 2         | 1         | 2         | 4         |  |
| Bank 5  | 1            | 1         | 1         | 2         | 2         | 3         |  |
| 200   |              |           |           |           |           | 4.0       |  |
| VCC   | 4            | 8         | 8         | 8         | 10        | 12        |  |
| GND   | 12           | 24        | 24        | 27        | 33        | 48        |  |
| NC  | 1            | 1         | 1         | 1         | 0         | 49        |  |
| Reserved for Configuration                                | 1            | 1         | 1         | 1         | 1         | 1         |  |
| Total Count of Bonded Pins                                | 144          | 256       | 256       | 332       | 400       | 484       |  |



## MachXO2 Family Data Sheet Ordering Information

March 2017

Data Sheet DS1035

## MachXO2 Part Number Description



© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256ZE-1SG32C  | 256  | 1.2 V          | -1    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256ZE-2SG32C  | 256  | 1.2 V          | -2    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256ZE-3SG32C  | 256  | 1.2 V          | -3    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256ZE-1UMG64C | 256  | 1.2 V          | -1    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256ZE-2UMG64C | 256  | 1.2 V          | -2    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256ZE-3UMG64C | 256  | 1.2 V          | -3    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256ZE-1TG100C | 256  | 1.2 V          | -1    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256ZE-2TG100C | 256  | 1.2 V          | -2    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256ZE-3TG100C | 256  | 1.2 V          | -3    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256ZE-1MG132C | 256  | 1.2 V          | -1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256ZE-2MG132C | 256  | 1.2 V          | -2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256ZE-3MG132C | 256  | 1.2 V          | -3    | Halogen-Free csBGA | 132   | COM   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640ZE-1TG100C | 640  | 1.2 V          | -1    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640ZE-2TG100C | 640  | 1.2 V          | -2    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640ZE-3TG100C | 640  | 1.2 V          | -3    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640ZE-1MG132C | 640  | 1.2 V          | -1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640ZE-2MG132C | 640  | 1.2 V          | -2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640ZE-3MG132C | 640  | 1.2 V          | -3    | Halogen-Free csBGA | 132   | COM   |

| Part Number           | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|-----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1SG32C  | 1280 | 1.2 V          | -1    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-1200ZE-2SG32C  | 1280 | 1.2 V          | -2    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-1200ZE-3SG32C  | 1280 | 1.2 V          | -3    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-1200ZE-1TG100C | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-2TG100C | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-3TG100C | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-1MG132C | 1280 | 1.2 V          | -1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-2MG132C | 1280 | 1.2 V          | -2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-3MG132C | 1280 | 1.2 V          | -3    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-1TG144C | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200ZE-2TG144C | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200ZE-3TG144C | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | COM   |



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144C  | 6864 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-2TG144C  | 6864 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-3TG144C  | 6864 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-1BG256C  | 6864 | 1.2 V          | -1    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-2BG256C  | 6864 | 1.2 V          | -2    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-3BG256C  | 6864 | 1.2 V          | -3    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-1FTG256C | 6864 | 1.2 V          | -1    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-2FTG256C | 6864 | 1.2 V          | -2    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-3FTG256C | 6864 | 1.2 V          | -3    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-1BG332C  | 6864 | 1.2 V          | -1    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-2BG332C  | 6864 | 1.2 V          | -2    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-3BG332C  | 6864 | 1.2 V          | -3    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-1FG484C  | 6864 | 1.2 V          | -1    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000ZE-2FG484C  | 6864 | 1.2 V          | -2    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000ZE-3FG484C  | 6864 | 1.2 V          | -3    | Halogen-Free fpBGA | 484   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1TG100CR11             | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-2TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-3TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-1MG132CR11             | 1280 | 1.2 V          | -1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-2MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-3MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-1TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200ZE-2TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200ZE-3TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | COM   |

1. Specifications for the "LCMXO2-1200ZE-speed package CR1" are the same as the "LCMXO2-1200ZE-speed package C" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



# High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32C  | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-5SG32C  | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-6SG32C  | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-4SG48C  | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-5SG48C  | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-6SG48C  | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-4UMG64C | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-5UMG64C | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-6UMG64C | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-4TG100C | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-5TG100C | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-6TG100C | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-4MG132C | 256  | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-5MG132C | 256  | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-6MG132C | 256  | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | COM   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48C  | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-5SG48C  | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-6SG48C  | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-4TG100C | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-5TG100C | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-6TG100C | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-4MG132C | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-5MG132C | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-6MG132C | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | COM   |

| Part Number           | LUTs | Supply Voltage | Grade | Package           | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144C | 640  | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-5TG144C | 640  | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-6TG144C | 640  | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP | 144   | COM   |



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HC-4QN84I   | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-5QN84I   | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-6QN84I   | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-4TG144I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-5TG144I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-6TG144I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-4MG132I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-5MG132I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-6MG132I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-4BG256I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-5BG256I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-6BG256I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-4FTG256I | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-5FTG256I | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-6FTG256I | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-4BG332I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-5BG332I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-6BG332I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-4FG484I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HC-5FG484I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HC-6FG484I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HC-4TG144I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-5TG144I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-6TG144I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-4BG256I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-5BG256I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-6BG256I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-4FTG256I | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-5FTG256I | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-6FTG256I | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-4BG332I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-5BG332I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-6BG332I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-4FG400I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-5FG400I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-6FG400I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-4FG484I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HC-5FG484I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HC-6FG484I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 484   | IND   |



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HE-4MG132I  | 4320 | 1.2 V          | -4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HE-5MG132I  | 4320 | 1.2 V          | -5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HE-6MG132I  | 4320 | 1.2 V          | -6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HE-4TG144I  | 4320 | 1.2 V          | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HE-5TG144I  | 4320 | 1.2 V          | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HE-6TG144I  | 4320 | 1.2 V          | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HE-4MG184I  | 4320 | 1.2 V          | -4    | Halogen-Free csBGA | 184   | IND   |
| LCMXO2-4000HE-5MG184I  | 4320 | 1.2 V          | -5    | Halogen-Free csBGA | 184   | IND   |
| LCMXO2-4000HE-6MG184I  | 4320 | 1.2 V          | -6    | Halogen-Free csBGA | 184   | IND   |
| LCMXO2-4000HE-4BG256I  | 4320 | 1.2 V          | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HE-5BG256I  | 4320 | 1.2 V          | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HE-6BG256I  | 4320 | 1.2 V          | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HE-4FTG256I | 4320 | 1.2 V          | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HE-5FTG256I | 4320 | 1.2 V          | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HE-6FTG256I | 4320 | 1.2 V          | -6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HE-4BG332I  | 4320 | 1.2 V          | -4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HE-5BG332I  | 4320 | 1.2 V          | -5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HE-6BG332I  | 4320 | 1.2 V          | -6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HE-4FG484I  | 4320 | 1.2 V          | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HE-5FG484I  | 4320 | 1.2 V          | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HE-6FG484I  | 4320 | 1.2 V          | -6    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HE-4TG144I  | 6864 | 1.2 V          | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HE-5TG144I  | 6864 | 1.2 V          | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HE-6TG144I  | 6864 | 1.2 V          | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HE-4BG256I  | 6864 | 1.2 V          | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HE-5BG256I  | 6864 | 1.2 V          | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HE-6BG256I  | 6864 | 1.2 V          | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HE-4FTG256I | 6864 | 1.2 V          | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HE-5FTG256I | 6864 | 1.2 V          | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HE-6FTG256I | 6864 | 1.2 V          | -6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HE-4BG332I  | 6864 | 1.2 V          | -4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HE-5BG332I  | 6864 | 1.2 V          | -5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HE-6BG332I  | 6864 | 1.2 V          | -6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HE-4FG484I  | 6864 | 1.2 V          | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HE-5FG484I  | 6864 | 1.2 V          | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HE-6FG484I  | 6864 | 1.2 V          | -6    | Halogen-Free fpBGA | 484   | IND   |



## **R1 Device Specifications**

The LCMXO2-1200ZE/HC "R1" devices have the same specifications as their Standard (non-R1) counterparts except as listed below. For more details on the R1 to Standard migration refer to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard Non-R1) Devices.

- The User Flash Memory (UFM) cannot be programmed through the internal WISHBONE interface. It can still be programmed through the JTAG/SPI/I<sup>2</sup>C ports.
- The on-chip differential input termination resistor value is higher than intended. It is approximately 200Ω as opposed to the intended 100Ω. It is recommended to use external termination resistors for differential inputs. The on-chip termination resistors can be disabled through Lattice design software.
- Soft Error Detection logic may not produce the correct result when it is run for the first time after configuration. To use this feature, discard the result from the first operation. Subsequent operations will produce the correct result.
- Under certain conditions, IIH exceeds data sheet specifications. The following table provides more details:

| Condition    | Clamp | Pad Rising<br>IIH Max. | Pad Falling<br>IIH Min. | Steady State Pad<br>High IIH | Steady State Pad<br>Low IIL |
|--------------|-------|------------------------|-------------------------|------------------------------|-----------------------------|
| VPAD > VCCIO | OFF   | 1 mA                   | –1 mA                   | 1 mA                         | 10 µA                       |
| VPAD = VCCIO | ON    | 10 µA                  | –10 μA                  | 10 µA                        | 10 µA                       |
| VPAD = VCCIO | OFF   | 1 mA                   | –1 mA                   | 1 mA                         | 10 µA                       |
| VPAD < VCCIO | OFF   | 10 µA                  | –10 μA                  | 10 µA                        | 10 µA                       |

- The user SPI interface does not operate correctly in some situations. During master read access and slave write access, the last byte received does not generate the RRDY interrupt.
- In GDDRX2, GDDRX4 and GDDR71 modes, ECLKSYNC may have a glitch in the output under certain conditions, leading to possible loss of synchronization.
- When using the hard I<sup>2</sup>C IP core, the I<sup>2</sup>C status registers I2C\_1\_SR and I2C\_2\_SR may not update correctly.
- PLL Lock signal will glitch high when coming out of standby. This glitch lasts for about 10 μsec before returning low.
- Dual boot only available on HC devices, requires tying VCC and VCCIO2 to the same 3.3 V or 2.5 V supply.