

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 858 |
| Number of Logic Elements/Cells | 6864 |
| Total RAM Bits | 245760 |
| Number of I/O | 206 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FTBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-7000he-4ftg256i |

Features

■ Flexible Logic Architecture

- Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os

■ Ultra Low Power Devices

- Advanced 65 nm low power process
- As low as 22 μ W standby power
- Programmable low swing differential I/Os
- Stand-by mode and other power saving options

■ Embedded and Distributed Memory

- Up to 240 kbits sysMEM™ Embedded Block RAM
- Up to 54 kbits Distributed RAM
- Dedicated FIFO control logic

■ On-Chip User Flash Memory

- Up to 256 kbits of User Flash Memory
- 100,000 write cycles
- Accessible through WISHBONE, SPI, I²C and JTAG interfaces
- Can be used as soft processor PROM or as Flash memory

■ Pre-Engineered Source Synchronous I/O

- DDR registers in I/O cells
- Dedicated gearing logic
- 7:1 Gearing for Display I/Os
- Generic DDR, DDRX2, DDRX4
- Dedicated DDR/DDR2/LPDDR memory with DQS support

■ High Performance, Flexible I/O Buffer

- Programmable sysIO™ buffer supports wide range of interfaces:
 - LVCMOS 3.3/2.5/1.8/1.5/1.2
 - LVTTTL
 - PCI
 - LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
 - SSTL 25/18
 - HSTL 18
 - Schmitt trigger inputs, up to 0.5 V hysteresis
- I/Os support hot socketing
- On-chip differential termination
- Programmable pull-up or pull-down mode

■ Flexible On-Chip Clocking

- Eight primary clocks
- Up to two edge clocks for high-speed I/O interfaces (top and bottom sides only)
- Up to two analog PLLs per device with fractional-n frequency synthesis
 - Wide input frequency range (7 MHz to 400 MHz)

■ Non-volatile, Infinitely Reconfigurable

- Instant-on – powers up in microseconds
- Single-chip, secure solution
- Programmable through JTAG, SPI or I²C
- Supports background programming of non-volatile memory
- Optional dual boot with external SPI memory

■ TransFR™ Reconfiguration

- In-field logic update while system operates

■ Enhanced System Level Support

- On-chip hardened functions: SPI, I²C, timer/counter
- On-chip oscillator with 5.5% accuracy
- Unique TraceID for system tracking
- One Time Programmable (OTP) mode
- Single power supply with extended operating range
- IEEE Standard 1149.1 boundary scan
- IEEE 1532 compliant in-system programming

■ Broad Range of Package Options

- TQFP, WLCSP, ucBGA, csBGA, caBGA, ftBGA, fpBGA, QFN package options
- Small footprint package options
 - As small as 2.5 mm x 2.5 mm
- Density migration supported
- Advanced halogen-free packaging

Table 1-1. MachXO2™ Family Selection Guide

| | | XO2-256 | XO2-640 | XO2-640U ¹ | XO2-1200 | XO2-1200U ¹ | XO2-2000 | XO2-2000U ¹ | XO2-4000 | XO2-7000 |
|---|-----------------|-----------|---------|-----------------------|----------|------------------------|----------|------------------------|----------|----------|
| LUTs | | 256 | 640 | 640 | 1280 | 1280 | 2112 | 2112 | 4320 | 6864 |
| Distributed RAM (kbits) | | 2 | 5 | 5 | 10 | 10 | 16 | 16 | 34 | 54 |
| EBR SRAM (kbits) | | 0 | 18 | 64 | 64 | 74 | 74 | 92 | 92 | 240 |
| Number of EBR SRAM Blocks (9 kbits/block) | | 0 | 2 | 7 | 7 | 8 | 8 | 10 | 10 | 26 |
| UFM (kbits) | | 0 | 24 | 64 | 64 | 80 | 80 | 96 | 96 | 256 |
| Device Options: | HC ² | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| | HE ³ | | | | | | Yes | Yes | Yes | Yes |
| | ZE ⁴ | Yes | Yes | | Yes | | Yes | | Yes | Yes |
| Number of PLLs | | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 2 | 2 |
| Hardened Functions: | I2C | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Timer/Counter | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Packages | | IO | | | | | | | | |
| 25-ball WLCSP ⁵ (2.5 mm x 2.5 mm, 0.4 mm) | | | | | 18 | | | | | |
| 32 QFN ⁶ (5 mm x 5 mm, 0.5 mm) | | 21 | | | 21 | | | | | |
| 48 QFN ^{8,9} (7 mm x 7 mm, 0.5 mm) | | 40 | 40 | | | | | | | |
| 49-ball WLCSP ⁵ (3.2 mm x 3.2 mm, 0.4 mm) | | | | | | | 38 | | | |
| 64-ball ucBGA (4 mm x 4 mm, 0.4 mm) | | 44 | | | | | | | | |
| 84 QFN ⁷ (7 mm x 7 mm, 0.5 mm) | | | | | | | | | 68 | |
| 100-pin TQFP (14 mm x 14 mm) | | 55 | 78 | | 79 | | 79 | | | |
| 132-ball csBGA (8 mm x 8 mm, 0.5 mm) | | 55 | 79 | | 104 | | 104 | | 104 | |
| 144-pin TQFP (20 mm x 20 mm) | | | | 107 | 107 | | 111 | | 114 | 114 |
| 184-ball csBGA ⁷ (8 mm x 8 mm, 0.5 mm) | | | | | | | | | 150 | |
| 256-ball caBGA (14 mm x 14 mm, 0.8 mm) | | | | | | | 206 | | 206 | 206 |
| 256-ball ftBGA (17 mm x 17 mm, 1.0 mm) | | | | | | 206 | 206 | | 206 | 206 |
| 332-ball caBGA (17 mm x 17 mm, 0.8 mm) | | | | | | | | | 274 | 278 |
| 484-ball ftBGA (23 mm x 23 mm, 1.0 mm) | | | | | | | 278 | | 278 | 334 |

1. Ultra high I/O device.
2. High performance with regulator – VCC = 2.5 V, 3.3 V
3. High performance without regulator – V_{CC} = 1.2 V
4. Low power without regulator – V_{CC} = 1.2 V
5. WLCSP package only available for ZE devices.
6. 32 QFN package only available for HC and ZE devices.
7. 184 csBGA package only available for HE devices.
8. 48-pin QFN information is 'Advanced'.
9. 48 QFN package only available for HC devices.

MachXO2-640U, MachXO2-1200/U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 devices contain three types of sysIO buffer pairs.

1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the left and right of the devices also have differential and referenced input buffers.

2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the bottom also have differential and referenced input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after V_{CC} and V_{CCIO} are at valid operating levels and the device has been configured.

3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the top also have differential and referenced I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver. The referenced input buffer can also be configured as a differential input buffer.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCIO0} have reached V_{PORUP} level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-down to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to V_{CCIO} as the default functionality). The I/O pins will maintain the blank configuration until V_{CC} and V_{CCIO} (for I/O banks containing configuration I/Os) have reached V_{PORUP} levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

Supported Standards

The MachXO2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, and PCI. The buffer supports the LVTTL, PCI, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO2-640U, MachXO2-1200/U and higher devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO2 devices. PCI support is provided in the bottom bank of the MachXO2-640U, MachXO2-1200/U and higher density devices. Table 2-11 summarizes the I/O characteristics of the MachXO2 PLDs.

Tables 2-11 and 2-12 show the I/O standards (together with their supply and reference voltages) supported by the MachXO2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1202, [MachXO2 sysIO Usage Guide](#).

Table 2-11. I/O Support Device by Device

| | MachXO2-256, MachXO2-640 | MachXO2-640U, MachXO2-1200 | MachXO2-1200U MachXO2-2000/U, MachXO2-4000, MachXO2-7000 |
|--|--|--|--|
| Number of I/O Banks | 4 | 4 | 6 |
| Type of Input Buffers | Single-ended (all I/O banks) Differential Receivers (all I/O banks) | Single-ended (all I/O banks) Differential Receivers (all I/O banks) Differential input termination (bottom side) | Single-ended (all I/O banks) Differential Receivers (all I/O banks) Differential input termination (bottom side) |
| Types of Output Buffers | Single-ended buffers with complementary outputs (all I/O banks) | Single-ended buffers with complementary outputs (all I/O banks) Differential buffers with true LVDS outputs (50% on top side) | Single-ended buffers with complementary outputs (all I/O banks) Differential buffers with true LVDS outputs (50% on top side) |
| Differential Output Emulation Capability | All I/O banks | All I/O banks | All I/O banks |
| PCI Clamp Support | No | Clamp on bottom side only | Clamp on bottom side only |

Table 2-12. Supported Input Standards

| Input Standard | VCCIO (Typ.) | | | | |
|---------------------------------|----------------|----------------|----------------|----------------|----------------|
| | 3.3 V | 2.5 V | 1.8 V | 1.5 | 1.2 V |
| Single-Ended Interfaces | | | | | |
| LVTTTL | ✓ | ✓ ² | ✓ ² | ✓ ² | |
| LVC MOS33 | ✓ | ✓ ² | ✓ ² | ✓ ² | |
| LVC MOS25 | ✓ ² | ✓ | ✓ ² | ✓ ² | |
| LVC MOS18 | ✓ ² | ✓ ² | ✓ | ✓ ² | |
| LVC MOS15 | ✓ ² | ✓ ² | ✓ ² | ✓ | ✓ ² |
| LVC MOS12 | ✓ ² | ✓ ² | ✓ ² | ✓ ² | ✓ |
| PCI ¹ | ✓ | | | | |
| SSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | |
| SSTL25 (Class I, Class II) | ✓ | ✓ | | | |
| HSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | |
| Differential Interfaces | | | | | |
| LVDS | ✓ | ✓ | | | |
| BLVDS, MVDS, LVPECL, RSDS | ✓ | ✓ | | | |
| MIPI ³ | ✓ | ✓ | | | |
| Differential SSTL18 Class I, II | ✓ | ✓ | ✓ | | |
| Differential SSTL25 Class I, II | ✓ | ✓ | | | |
| Differential HSTL18 Class I, II | ✓ | ✓ | ✓ | | |

1. Bottom banks of MachXO2-640U, MachXO2-1200/U and higher density devices only.

2. Reduced functionality. Refer to TN1202, [MachXO2 sysIO Usage Guide](#) for more detail.

3. These interfaces can be emulated with external resistors in all devices.

Table 2-13. Supported Output Standards

| Output Standard | V _{CCIO} (Typ.) |
|---------------------------------|--------------------------|
| Single-Ended Interfaces | |
| LVTTL | 3.3 |
| LVC MOS33 | 3.3 |
| LVC MOS25 | 2.5 |
| LVC MOS18 | 1.8 |
| LVC MOS15 | 1.5 |
| LVC MOS12 | 1.2 |
| LVC MOS33, Open Drain | — |
| LVC MOS25, Open Drain | — |
| LVC MOS18, Open Drain | — |
| LVC MOS15, Open Drain | — |
| LVC MOS12, Open Drain | — |
| PCI33 | 3.3 |
| SSTL25 (Class I) | 2.5 |
| SSTL18 (Class I) | 1.8 |
| HSTL18(Class I) | 1.8 |
| Differential Interfaces | |
| LVDS ^{1,2} | 2.5, 3.3 |
| BLVDS, MLVDS, RSDS ² | 2.5 |
| LVPECL ² | 3.3 |
| MIPI ² | 2.5 |
| Differential SSTL18 | 1.8 |
| Differential SSTL25 | 2.5 |
| Differential HSTL18 | 1.8 |

1. MachXO2-640U, MachXO2-1200/U and larger devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO2-1200U, MachXO2-2000/U and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO2-1200 and lower density devices have four banks (one bank per side). Figures 2-18 and 2-19 show the sysIO banks and their associated supplies for all devices.

Figure 2-21. I²C Core Block Diagram




Table 2-15 describes the signals interfacing with the I²C cores.

Table 2-15. I²C Core Signal Description

| Signal Name | I/O | Description |
|-------------|----------------|---|
| i2c_scl | Bi-directional | Bi-directional clock line of the I ² C core. The signal is an output if the I ² C core is in master mode. The signal is an input if the I ² C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I ² C ports in each MachXO2 device. |
| i2c_sda | Bi-directional | Bi-directional data line of the I ² C core. The signal is an output when data is transmitted from the I ² C core. The signal is an input when data is received into the I ² C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I ² C ports in each MachXO2 device. |
| i2c_irqo | Output | Interrupt request output signal of the I ² C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I ² C register definitions. |
| cfg_wake | Output | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I ² C Tab. |
| cfg_stdbby | Output | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I ² C Tab. |

Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface

Table 2-18. MachXO2 Power Saving Features Description

| Device Subsystem | Feature Description |
|---|---|
| Bandgap | The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices. |
| Power-On-Reset (POR) | The POR can be turned off in standby mode. This monitors V _{CC} levels. In the event of unsafe V _{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable. |
| On-Chip Oscillator | The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode. |
| PLL | Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off. |
| I/O Bank Controller | Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection. |
| Dynamic Clock Enable for Primary Clock Nets | Each primary clock net can be dynamically disabled to save power. |
| Power Guard | Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources. |

For more details on the standby mode refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

Power On Reset

MachXO2 devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO0} (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices), V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators (HC devices), V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time (t_{REFRESH}) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below V_{PORDNBG} level (with the bandgap circuitry switched on) or below V_{PORDNSRAM} level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. V_{PORDNBG} and V_{PORDNSRAM} are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the V_{PORDNSRAM} reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap or POR circuit.

Configuration and Testing

This section describes the configuration and testing features of the MachXO2 family.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V_{CCIO} Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#) and TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#).

Device Configuration

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I²C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

1. Internal Flash Download
2. JTAG
3. Standard Serial Peripheral Interface (Master SPI mode) – interface to boot PROM memory
4. System microprocessor to drive a serial slave SPI port (SSPI mode)
5. Standard I²C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, [MachXO2 Programming and Configuration Usage Guide](#) for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) for details.

When implementing background programming of the on-chip Flash, care must be taken for the operation of the PLL. For devices that have two PLLs (XO2-2000U, -4000 and -7000), the system must put the RPLL (Right-side PLL) in reset state during the background Flash programming. More detailed description can be found in TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO2 devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile Flash memory spaces. The device can be in one of two modes:

1. Unlocked – Readback of the SRAM configuration and non-volatile Flash memory spaces is allowed.
2. Permanently Locked – The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash and SRAM OTP portions of the device. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Dual Boot

MachXO2 devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the on-chip Flash. The golden image MUST reside in an external SPI Flash. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1206, [MachXO2 Soft Error Detection Usage Guide](#).

TraceID

Each MachXO2 device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I²C, or JTAG interfaces.

Density Shifting

The MachXO2 family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the [MachXO2 migration files](#).

RSDS

The MachXO2 family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)




Table 3-4. RSDS DC Conditions

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| Z_{OUT} | Output impedance | 20 | Ohms |
| R_S | Driver series resistor | 294 | Ohms |
| R_P | Driver parallel resistor | 121 | Ohms |
| R_T | Receiver termination | 100 | Ohms |
| V_{OH} | Output high voltage | 1.35 | V |
| V_{OL} | Output low voltage | 1.15 | V |
| V_{OD} | Output differential voltage | 0.20 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 101.5 | Ohms |
| I_{DC} | DC output current | 3.66 | mA |

Typical Building Block Function Performance – HC/HE Devices¹

Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

| Function | -6 Timing | Units |
|------------------------|-----------|-------|
| Basic Functions | | |
| 16-bit decoder | 8.9 | ns |
| 4:1 MUX | 7.5 | ns |
| 16:1 MUX | 8.3 | ns |

Register-to-Register Performance

| Function | -6 Timing | Units |
|--|-----------|-------|
| Basic Functions | | |
| 16:1 MUX | 412 | MHz |
| 16-bit adder | 297 | MHz |
| 16-bit counter | 324 | MHz |
| 64-bit counter | 161 | MHz |
| Embedded Memory Functions | | |
| 1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers) | 183 | MHz |
| Distributed Memory Functions | | |
| 16x4 Pseudo-Dual Port RAM (one PFU) | 500 | MHz |

1. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

Flash Download Time^{1, 2}

| Symbol | Parameter | Device | Typ. | Units |
|----------------------|--------------------------|--------------|------|-------|
| t_{REFRESH} | POR to Device I/O Active | LCMXO2-256 | 0.6 | ms |
| | | LCMXO2-640 | 1.0 | ms |
| | | LCMXO2-640U | 1.9 | ms |
| | | LCMXO2-1200 | 1.9 | ms |
| | | LCMXO2-1200U | 1.4 | ms |
| | | LCMXO2-2000 | 1.4 | ms |
| | | LCMXO2-2000U | 2.4 | ms |
| | | LCMXO2-4000 | 2.4 | ms |
| | | LCMXO2-7000 | 3.8 | ms |

1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.

2. The Flash download time is measured starting from the maximum voltage of POR trip point.

JTAG Port Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|----------------------|--|------|------|-------|
| f_{MAX} | TCK clock frequency | — | 25 | MHz |
| t_{BTCPH} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t_{BTCPL} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t_{BTS} | TCK [BSCAN] setup time | 10 | — | ns |
| t_{BTH} | TCK [BSCAN] hold time | 8 | — | ns |
| t_{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t_{BTCODIS} | TAP controller falling edge of clock to valid disable | — | 10 | ns |
| t_{BTCOEN} | TAP controller falling edge of clock to valid enable | — | 10 | ns |
| t_{BTCRS} | BSCAN test capture register setup time | 8 | — | ns |
| t_{BTCRH} | BSCAN test capture register hold time | 20 | — | ns |
| t_{BUTCO} | BSCAN test update register, falling edge of clock to valid output | — | 25 | ns |
| t_{BTUODIS} | BSCAN test update register, falling edge of clock to valid disable | — | 25 | ns |
| t_{BTUPOEN} | BSCAN test update register, falling edge of clock to valid enable | — | 25 | ns |

sysCONFIG Port Timing Specifications

| Symbol | Parameter | | Min. | Max. | Units |
|-------------------------|------------------------------------|------------------------------|------|------|-------|
| All Configuration Modes | | | | | |
| t _{PRGM} | PROGRAMN low pulse accept | | 55 | — | ns |
| t _{PRGMJ} | PROGRAMN low pulse rejection | | — | 25 | ns |
| t _{INITL} | INITN low time | LCMXO2-256 | — | 30 | μs |
| | | LCMXO2-640 | — | 35 | μs |
| | | LCMXO2-640U/ LCMXO2-1200 | — | 55 | μs |
| | | LCMXO2-1200U/ LCMXO2-2000 | — | 70 | μs |
| | | LCMXO2-2000U/ LCMXO2-4000 | — | 105 | μs |
| | | LCMXO2-7000 | — | 130 | μs |
| t _{DPPINIT} | PROGRAMN low to INITN low | | — | 150 | ns |
| t _{DPPDONE} | PROGRAMN low to DONE low | | — | 150 | ns |
| t _{IODISS} | PROGRAMN low to I/O disable | | — | 120 | ns |
| Slave SPI | | | | | |
| f _{MAX} | CCLK clock frequency | | — | 66 | MHz |
| t _{CCLKH} | CCLK clock pulse width high | | 7.5 | — | ns |
| t _{CCLKL} | CCLK clock pulse width low | | 7.5 | — | ns |
| t _{STSU} | CCLK setup time | | 2 | — | ns |
| t _{STH} | CCLK hold time | | 0 | — | ns |
| t _{STCO} | CCLK falling edge to valid output | | — | 10 | ns |
| t _{STOZ} | CCLK falling edge to valid disable | | — | 10 | ns |
| t _{STOV} | CCLK falling edge to valid enable | | — | 10 | ns |
| t _{SCS} | Chip select high time | | 25 | — | ns |
| t _{SCSS} | Chip select setup time | | 3 | — | ns |
| t _{SCSH} | Chip select hold time | | 3 | — | ns |
| Master SPI | | | | | |
| f _{MAX} | MCLK clock frequency | | — | 133 | MHz |
| t _{MCLKH} | MCLK clock pulse width high | | 3.75 | — | ns |
| t _{MCLKL} | MCLK clock pulse width low | | 3.75 | — | ns |
| t _{STSU} | MCLK setup time | | 5 | — | ns |
| t _{STH} | MCLK hold time | | 1 | — | ns |
| t _{CSSPI} | INITN high to chip select low | | 100 | 200 | ns |
| t _{MCLK} | INITN high to first MCLK edge | | 0.75 | 1 | μs |

| | MachXO2-2000 | | | | | | MachXO2-2000U |
|--|--------------|-------------|--------------|-------------|--------------|--------------|---------------|
| | 49 WLCSP | 100 TQFP | 132 csBGA | 144 TQFP | 256 caBGA | 256 ftBGA | 484 ftBGA |
| General Purpose I/O per Bank | | | | | | | |
| Bank 0 | 19 | 18 | 25 | 27 | 50 | 50 | 70 |
| Bank 1 | 0 | 21 | 26 | 28 | 52 | 52 | 68 |
| Bank 2 | 13 | 20 | 28 | 28 | 52 | 52 | 72 |
| Bank 3 | 0 | 6 | 7 | 8 | 16 | 16 | 24 |
| Bank 4 | 0 | 6 | 8 | 10 | 16 | 16 | 16 |
| Bank 5 | 6 | 8 | 10 | 10 | 20 | 20 | 28 |
| Total General Purpose Single-Ended I/O | 38 | 79 | 104 | 111 | 206 | 206 | 278 |
| Differential I/O per Bank | | | | | | | |
| Bank 0 | 7 | 9 | 13 | 14 | 25 | 25 | 35 |
| Bank 1 | 0 | 10 | 13 | 14 | 26 | 26 | 34 |
| Bank 2 | 6 | 10 | 14 | 14 | 26 | 26 | 36 |
| Bank 3 | 0 | 3 | 3 | 4 | 8 | 8 | 12 |
| Bank 4 | 0 | 3 | 4 | 5 | 8 | 8 | 8 |
| Bank 5 | 3 | 4 | 5 | 5 | 10 | 10 | 14 |
| Total General Purpose Differential I/O | 16 | 39 | 52 | 56 | 103 | 103 | 139 |
| Dual Function I/O | | | | | | | |
| | 24 | 31 | 33 | 33 | 33 | 33 | 37 |
| High-speed Differential I/O | | | | | | | |
| Bank 0 | 5 | 4 | 8 | 9 | 14 | 14 | 18 |
| Gearboxes | | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 5 | 4 | 8 | 9 | 14 | 14 | 18 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 6 | 10 | 14 | 14 | 14 | 14 | 18 |
| DQS Groups | | | | | | | |
| Bank 1 | 0 | 1 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | | |
| Bank 0 | 2 | 2 | 3 | 3 | 4 | 4 | 10 |
| Bank 1 | 0 | 2 | 3 | 3 | 4 | 4 | 10 |
| Bank 2 | 1 | 2 | 3 | 3 | 4 | 4 | 10 |
| Bank 3 | 0 | 1 | 1 | 1 | 1 | 1 | 3 |
| Bank 4 | 0 | 1 | 1 | 1 | 2 | 2 | 4 |
| Bank 5 | 1 | 1 | 1 | 1 | 1 | 1 | 3 |
| VCC | 2 | 2 | 4 | 4 | 8 | 8 | 12 |
| GND | 4 | 8 | 10 | 12 | 24 | 24 | 48 |
| NC | 0 | 1 | 1 | 4 | 1 | 1 | 105 |
| Reserved for Configuration | 1 | 1 | 1 | 1 | v | 1 | 1 |
| Total Count of Bonded Pins | 39 | 100 | 132 | 144 | 256 | 256 | 484 |

Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

| | |
|--|---------------------------------------|
| LATTICE LCMXO2-1200ZE 1TG100C Datecode | LCMXO2 256ZE 1UG64C Datecode |
|--|---------------------------------------|

Notes:

1. Markings are abbreviated for small packages.
2. See [PCN 05A-12](#) for information regarding a change to the top-side mark logo.

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4SG32C | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free QFN | 32 | COM |
| LCMXO2-1200HC-5SG32C | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free QFN | 32 | COM |
| LCMXO2-1200HC-6SG32C | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free QFN | 32 | COM |
| LCMXO2-1200HC-4TG100C | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200HC-5TG100C | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200HC-6TG100C | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200HC-4MG132C | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200HC-5MG132C | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200HC-6MG132C | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200HC-4TG144C | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200HC-5TG144C | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200HC-6TG144C | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 144 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200UHC-4FTG256C | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-1200UHC-5FTG256C | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-1200UHC-6FTG256C | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HC-4TG100C | 2112 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-2000HC-5TG100C | 2112 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-2000HC-6TG100C | 2112 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-2000HC-4MG132C | 2112 | 2.5 V / 3.3 V | –4 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-2000HC-5MG132C | 2112 | 2.5 V / 3.3 V | –5 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-2000HC-6MG132C | 2112 | 2.5 V / 3.3 V | –6 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-2000HC-4TG144C | 2112 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-2000HC-5TG144C | 2112 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-2000HC-6TG144C | 2112 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-2000HC-4BG256C | 2112 | 2.5 V / 3.3 V | –4 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-2000HC-5BG256C | 2112 | 2.5 V / 3.3 V | –5 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-2000HC-6BG256C | 2112 | 2.5 V / 3.3 V | –6 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-2000HC-4FTG256C | 2112 | 2.5 V / 3.3 V | –4 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-2000HC-5FTG256C | 2112 | 2.5 V / 3.3 V | –5 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-2000HC-6FTG256C | 2112 | 2.5 V / 3.3 V | –6 | Halogen-Free ftBGA | 256 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000ZE-1QN84I | 4320 | 1.2 V | –1 | Halogen-Free QFN | 84 | IND |
| LCMXO2-4000ZE-2QN84I | 4320 | 1.2 V | –2 | Halogen-Free QFN | 84 | IND |
| LCMXO2-4000ZE-3QN84I | 4320 | 1.2 V | –3 | Halogen-Free QFN | 84 | IND |
| LCMXO2-4000ZE-1MG132I | 4320 | 1.2 V | –1 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000ZE-2MG132I | 4320 | 1.2 V | –2 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000ZE-3MG132I | 4320 | 1.2 V | –3 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000ZE-1TG144I | 4320 | 1.2 V | –1 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000ZE-2TG144I | 4320 | 1.2 V | –2 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000ZE-3TG144I | 4320 | 1.2 V | –3 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000ZE-1BG256I | 4320 | 1.2 V | –1 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000ZE-2BG256I | 4320 | 1.2 V | –2 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000ZE-3BG256I | 4320 | 1.2 V | –3 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000ZE-1FTG256I | 4320 | 1.2 V | –1 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000ZE-2FTG256I | 4320 | 1.2 V | –2 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000ZE-3FTG256I | 4320 | 1.2 V | –3 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000ZE-1BG332I | 4320 | 1.2 V | –1 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000ZE-2BG332I | 4320 | 1.2 V | –2 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000ZE-3BG332I | 4320 | 1.2 V | –3 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000ZE-1FG484I | 4320 | 1.2 V | –1 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-4000ZE-2FG484I | 4320 | 1.2 V | –2 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-4000ZE-3FG484I | 4320 | 1.2 V | –3 | Halogen-Free fpBGA | 484 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144I | 6864 | 1.2 V | –1 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000ZE-2TG144I | 6864 | 1.2 V | –2 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000ZE-3TG144I | 6864 | 1.2 V | –3 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000ZE-1BG256I | 6864 | 1.2 V | –1 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000ZE-2BG256I | 6864 | 1.2 V | –2 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000ZE-3BG256I | 6864 | 1.2 V | –3 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000ZE-1FTG256I | 6864 | 1.2 V | –1 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000ZE-2FTG256I | 6864 | 1.2 V | –2 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000ZE-3FTG256I | 6864 | 1.2 V | –3 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000ZE-1BG332I | 6864 | 1.2 V | –1 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000ZE-2BG332I | 6864 | 1.2 V | –2 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000ZE-3BG332I | 6864 | 1.2 V | –3 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000ZE-1FG484I | 6864 | 1.2 V | –1 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-7000ZE-2FG484I | 6864 | 1.2 V | –2 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-7000ZE-3FG484I | 6864 | 1.2 V | –3 | Halogen-Free fpBGA | 484 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100IR1 ¹ | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-5TG100IR1 ¹ | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-6TG100IR1 ¹ | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-4MG132IR1 ¹ | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-5MG132IR1 ¹ | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-6MG132IR1 ¹ | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-4TG144IR1 ¹ | 1280 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-5TG144IR1 ¹ | 1280 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-6TG144IR1 ¹ | 1280 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 144 | IND |

1. Specifications for the “LCMXO2-1200HC-speed package IR1” are the same as the “LCMXO2-1200ZE-speed package I” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

MachXO2 Family Data Sheet

Revision History

March 2017

Data Sheet DS1035

| Date | Version | Section | Change Summary |
|------------|---------|----------------------------------|--|
| March 2017 | 3.3 | DC and Switching Characteristics | Updated the Absolute Maximum Ratings section. Added standards. |
| | | | Updated the sysIO Recommended Operating Conditions section. Added standards. |
| | | | Updated the sysIO Single-Ended DC Electrical Characteristics section. Added standards. |
| | | | Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the D_{VB} and the D_{VA} parameters were changed to D_{IB} and D_{IA} . The parameter descriptions were also modified. |
| | | | Updated the MachXO2 External Switching Characteristics – ZE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the D_{VB} and the D_{VA} parameters were changed to D_{IB} and D_{IA} . The parameter descriptions were also modified. |
| | | | Updated the sysCONFIG Port Timing Specifications section. Corrected the t_{INITL} units from ns to μ s. |
| | | Pinout Information | Updated the Signal Descriptions section. Revised the descriptions of the PROGRAMN, INITN, and DONE signals. |
| | | | Updated the Pinout Information Summary section. Added footnote to MachXO2-1200 32 QFN. |
| | | Ordering Information | Updated the MachXO2 Part Number Description section. Corrected the MG184, BG256, FTG256 package information. Added “(0.8 mm Pitch)” to BG332. |
| | | | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section. — Updated LCMXO2-1200ZE-1UWG25ITR50 footnote. — Corrected footnote numbering typo. — Added the LCMXO2-2000ZE-1UWG49ITR50 and LCMXO2-2000ZE-1UWG49ITR1K part numbers. Updated/added footnote/s. |

| Date | Version | Section | Change Summary |
|---------------|---------|----------------------------------|--|
| February 2012 | 01.7 | All | Updated document with new corporate logo. |
| | | — | Data sheet status changed from preliminary to final. |
| | 01.6 | Introduction | MachXO2 Family Selection Guide table – Removed references to 49-ball WLCSP. |
| | | DC and Switching Characteristics | Updated Flash Download Time table. |
| | | | Modified Storage Temperature in the Absolute Maximum Ratings section. |
| | | | Updated I_{DK} max in Hot Socket Specifications table. |
| | | | Modified Static Supply Current tables for ZE and HC/HE devices. |
| | | | Updated Power Supply Ramp Rates table. |
| | | | Updated Programming and Erase Supply Current tables. |
| | | | Updated data in the External Switching Characteristics table. |
| | | | Corrected Absolute Maximum Ratings for Dedicated Input Voltage Applied for LCMXO2 HC. |
| | | | DC Electrical Characteristics table – Minor corrections to conditions for I_{IL} , I_{IH} . |
| | | Pinout Information | Removed references to 49-ball WLCSP. |
| | | | Signal Descriptions table – Updated description for GND, VCC, and VCCIOx. |
| | | | Updated Pin Information Summary table – Number of VCCIOs, GNDs, VCCs, and Total Count of Bonded Pins for MachXO2-256, 640, and 640U and Dual Function I/O for MachXO2-4000 332caBGA. |
| | | Ordering Information | Removed references to 49-ball WLCSP |
| August 2011 | 01.5 | DC and Switching Characteristics | Updated ESD information. |
| | | Ordering Information | Updated footnote for ordering WLCSP devices. |
| | 01.4 | Architecture | Updated information in Clock/Control Distribution Network and sys-CLOCK Phase Locked Loops (PLLs). |
| | | DC and Switching Characteristics | Updated I_{IL} and I_{IH} conditions in the DC Electrical Characteristics table. |
| | | Pinout Information | Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables. |
| | | | Updated Pin Information Summary table: Dual Function I/O, DQS Groups Bank 1, Total General Purpose Single-Ended I/O, Differential I/O Per Bank, Total Count of Bonded Pins, Gearboxes. |
| | | | Added column of data for MachXO2-2000 49 WLCSP. |
| | | Ordering Information | Updated R1 Device Specifications text section with information on migration from MachXO2-1200-R1 to Standard (non-R1) devices. |
| | | | Corrected Supply Voltage typo for part numbers: LCMX02-2000UHE-4FG484I, LCMX02-2000UHE-5FG484I, LCMX02-2000UHE-6FG484I. |
| | | | Added footnote for WLCSP package parts. |
| | | Supplemental Information | Removed reference to Stand-alone Power Calculator for MachXO2 Devices. Added reference to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard (non-R1) Devices. |