
# E · / Eatlice Semiconductor Corporation - <u>LCMXO2-7000ZE-2FG484C Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 858  |
| Number of Logic Elements/Cells | 6864   |
| Total RAM Bits                 | 245760   |
| Number of I/O                  | 334  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.14V ~ 1.26V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 484-BBGA   |
| Supplier Device Package        | 484-FBGA (23x23)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-7000ze-2fg484c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Introduction

The MachXO2 family of ultra low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), preengineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO2 devices are designed on a 65 nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO2 devices are available in two versions – ultra low power (ZE) and high performance (HC and HE) devices. The ultra low power devices are offered in three speed grades –1, –2 and –3, with –3 being the fastest. Similarly, the high-performance devices are offered in three speed grades: –4, –5 and –6, with –6 being the fastest. HC devices have an internal linear voltage regulator which supports external V<sub>CC</sub> supply voltages of 3.3 V or 2.5 V. ZE and HE devices only accept 1.2 V as the external V<sub>CC</sub> supply voltage. With the exception of power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 mm x 2.5 mm WLCSP to the 23 mm x 23 mm fpBGA. MachXO2 devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The pre-engineered source synchronous logic implemented in the MachXO2 device family supports a broad range of interface standards, including LPDDR, DDR, DDR2 and 7:1 gearing for display I/Os.

The MachXO2 devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO2 devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO2 devices also provide flexible, reliable and secure configuration from on-chip Flash memory. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I<sup>2</sup>C port. Additionally, MachXO2 devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO2 family of devices. Popular logic synthesis tools provide synthesis library support for MachXO2. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO2 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE<sup>™</sup> modules, including a number of reference designs licensed free of charge, optimized for the MachXO2 PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



### **ROM Mode**

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, Memory Usage Guide for MachXO2 Devices.

# Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

# **Clock/Control Distribution Network**

Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO2 External Switching Characteristics table.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-640U, MachXO2-1200/U and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.



#### Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

#### **FIFO Configuration**

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

#### Table 2-7. Programmable FIFO Flag Ranges

| Flag Name         | Programming Range           |
|-------------------|-----------------------------|
| Full (FF)         | 1 to max (up to $2^{N}$ -1) |
| Almost Full (AF)  | 1 to Full-1                 |
| Almost Empty (AE) | 1 to Full-1                 |
| Empty (EF)        | 0                           |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

#### **Memory Core Reset**

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.



# Programmable I/O Cells (PIC)


The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.



#### Figure 2-17. Output Gearbox



More information on the output gearbox is available in TN1203, Implementing High-Speed Interfaces with MachXO2 Devices.



When implementing background programming of the on-chip Flash, care must be taken for the operation of the PLL. For devices that have two PLLs (XO2-2000U, -4000 and -7000), the system must put the RPLL (Right-side PLL) in reset state during the background Flash programming. More detailed description can be found in TN1204, MachXO2 Programming and Configuration Usage Guide.

#### Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO2 devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile Flash memory spaces. The device can be in one of two modes:

- 1. Unlocked Readback of the SRAM configuration and non-volatile Flash memory spaces is allowed.
- 2. Permanently Locked The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash and SRAM OTP portions of the device. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### Dual Boot

MachXO2 devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the on-chip Flash. The golden image MUST reside in an external SPI Flash. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1206, MachXO2 Soft Error Detection Usage Guide.

## TraceID

Each MachXO2 device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I<sup>2</sup>C, or JTAG interfaces.

## **Density Shifting**


The MachXO2 family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the MachXO2 migration files.



### LVPECL

The MachXO2 family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

#### Figure 3-3. Differential LVPECL



#### Table 3-3. LVPECL DC Conditions<sup>1</sup>

| Symbol            | Description                 | Nominal | Units |
|-------------------|-----------------------------|---------|-------|
| Z <sub>OUT</sub>  | Output impedance            | 20      | Ohms  |
| R <sub>S</sub>    | Driver series resistor      | 93      | Ohms  |
| R <sub>P</sub>    | Driver parallel resistor    | 196     | Ohms  |
| R <sub>T</sub>    | Receiver termination        | 100     | Ohms  |
| V <sub>OH</sub>   | Output high voltage         | 2.05    | V     |
| V <sub>OL</sub>   | Output low voltage          | 1.25    | V     |
| V <sub>OD</sub>   | Output differential voltage | 0.80    | V     |
| V <sub>CM</sub>   | Output common mode voltage  | 1.65    | V     |
| Z <sub>BACK</sub> | Back impedance              | 100.5   | Ohms  |
| DC                | DC output current           | 12.11   | mA    |

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.



### RSDS

The MachXO2 family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



#### Figure 3-4. RSDS (Reduced Swing Differential Standard)

#### Table 3-4. RSDS DC Conditions

| Parameter         | Description                 | Typical | Units |
|-------------------|-----------------------------|---------|-------|
| Z <sub>OUT</sub>  | Output impedance            | 20      | Ohms  |
| R <sub>S</sub>    | Driver series resistor      | 294     | Ohms  |
| R <sub>P</sub>    | Driver parallel resistor    | 121     | Ohms  |
| R <sub>T</sub>    | Receiver termination        | 100     | Ohms  |
| V <sub>OH</sub>   | Output high voltage         | 1.35    | V     |
| V <sub>OL</sub>   | Output low voltage          | 1.15    | V     |
| V <sub>OD</sub>   | Output differential voltage | 0.20    | V     |
| V <sub>CM</sub>   | Output common mode voltage  | 1.25    | V     |
| Z <sub>BACK</sub> | Back impedance              | 101.5   | Ohms  |
| IDC               | DC output current           | 3.66    | mA    |



# Maximum sysIO Buffer Performance

| I/O Standard | Max. Speed | Units |
|--------------|------------|-------|
| LVDS25       | 400        | MHz   |
| LVDS25E      | 150        | MHz   |
| RSDS25       | 150        | MHz   |
| RSDS25E      | 150        | MHz   |
| BLVDS25      | 150        | MHz   |
| BLVDS25E     | 150        | MHz   |
| MLVDS25      | 150        | MHz   |
| MLVDS25E     | 150        | MHz   |
| LVPECL33     | 150        | MHz   |
| LVPECL33E    | 150        | MHz   |
| SSTL25_I     | 150        | MHz   |
| SSTL25_II    | 150        | MHz   |
| SSTL25D_I    | 150        | MHz   |
| SSTL25D_II   | 150        | MHz   |
| SSTL18_I     | 150        | MHz   |
| SSTL18_II    | 150        | MHz   |
| SSTL18D_I    | 150        | MHz   |
| SSTL18D_II   | 150        | MHz   |
| HSTL18_I     | 150        | MHz   |
| HSTL18_II    | 150        | MHz   |
| HSTL18D_I    | 150        | MHz   |
| HSTL18D_II   | 150        | MHz   |
| PCI33        | 134        | MHz   |
| LVTTL33      | 150        | MHz   |
| LVTTL33D     | 150        | MHz   |
| LVCMOS33     | 150        | MHz   |
| LVCMOS33D    | 150        | MHz   |
| LVCMOS25     | 150        | MHz   |
| LVCMOS25D    | 150        | MHz   |
| LVCMOS25R33  | 150        | MHz   |
| LVCMOS18     | 150        | MHz   |
| LVCMOS18D    | 150        | MHz   |
| LVCMOS18R33  | 150        | MHz   |
| LVCMOS18R25  | 150        | MHz   |
| LVCMOS15     | 150        | MHz   |
| LVCMOS15D    | 150        | MHz   |
| LVCMOS15R33  | 150        | MHz   |
| LVCMOS15R25  | 150        | MHz   |
| LVCMOS12     | 91         | MHz   |
| LVCMOS12D    | 91         | MHz   |



# MachXO2 External Switching Characteristics – ZE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

| MAX_PRI Tree  | Description                       | Device<br>All MachXO2 devices      | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  | Units |
|---|-----------------------------------|------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Frimary Clocks       f <sub>MAX_PRI</sub> <sup>®</sup> Frequer<br>Tree       turner     Clock P |                                   | All MachXO2 devices                |       |       |       |       |       |       |       |
| f <sub>MAX_PRI</sub> <sup>8</sup> Frequer<br>Tree<br>Clock P                                    |                                   | All MachXO2 devices                |       |       |       |       |       |       |       |
| Tree Clock P  |                                   | All MachXO2 devices                |       |       |       |       |       |       |       |
|   | ulse Width for Primary            |                                    | _     | 150   | _     | 125   | _     | 104   | MHz   |
|   |                                   | All MachXO2 devices                | 1.00  | _     | 1.20  | _     | 1.40  | _     | ns    |
|   |                                   | MachXO2-256ZE                      | _     | 1250  | _     | 1272  | _     | 1296  | ps    |
|   |                                   | MachXO2-640ZE                      |       | 1161  | _     | 1183  | _     | 1206  | ps    |
| . Primarv   | Clock Skew Within a               | MachXO2-1200ZE                     | _     | 1213  | _     | 1267  | _     | 1322  | ps    |
| t <sub>SKEW_PRI</sub> Device  |                                   | MachXO2-2000ZE                     | _     | 1204  | _     | 1250  | —     | 1296  | ps    |
|   |                                   | MachXO2-4000ZE                     |       | 1195  |       | 1233  | _     | 1269  | ps    |
|   |                                   | MachXO2-7000ZE                     | _     | 1243  | _     | 1268  | —     | 1296  | ps    |
| Edge Clock  |                                   | 1                                  | I     | L     |       | L     |       | L     |       |
| f <sub>MAX_EDGE<sup>8</sup> Frequer</sub>   | ncy for Edge Clock                | MachXO2-1200 and<br>larger devices | _     | 210   | _     | 175   | _     | 146   | MHz   |
| Pin-LUT-Pin Propaga   | tion Delay                        |                                    |       |       |       |       |       |       |       |
| t <sub>PD</sub> Best ca<br>through  | se propagation delay<br>one LUT-4 | All MachXO2 devices                | _     | 9.35  | _     | 9.78  | _     | 10.21 | ns    |
| General I/O Pin Parar   | meters (Using Primary             | Clock without PLL)                 |       |       |       |       |       |       |       |
|   |                                   | MachXO2-256ZE                      |       | 10.46 |       | 10.86 |       | 11.25 | ns    |
|   |                                   | MachXO2-640ZE                      |       | 10.52 |       | 10.92 |       | 11.32 | ns    |
| L Clock to  | Clock to Output – PIO Output      | MachXO2-1200ZE                     | _     | 11.24 | _     | 11.68 | _     | 12.12 | ns    |
| t <sub>CO</sub> Registe   |                                   | MachXO2-2000ZE                     | _     | 11.27 |       | 11.71 |       | 12.16 | ns    |
|   |                                   | MachXO2-4000ZE                     | _     | 11.28 |       | 11.78 |       | 12.28 | ns    |
|   |                                   | MachXO2-7000ZE                     | _     | 11.22 | _     | 11.76 | _     | 12.30 | ns    |
|   |                                   | MachXO2-256ZE                      | -0.21 |       | -0.21 |       | -0.21 | _     | ns    |
|   |                                   | MachXO2-640ZE                      | -0.22 |       | -0.22 |       | -0.22 | _     | ns    |
| L Clock to  | Data Setup – PIO                  | MachXO2-1200ZE                     | -0.25 |       | -0.25 |       | -0.25 |       | ns    |
| t <sub>SU</sub> Input Re  |                                   | MachXO2-2000ZE                     | -0.27 |       | -0.27 |       | -0.27 |       | ns    |
|   |                                   | MachXO2-4000ZE                     | -0.31 |       | -0.31 |       | -0.31 |       | ns    |
|   |                                   | MachXO2-7000ZE                     | -0.33 |       | -0.33 |       | -0.33 | _     | ns    |
|   |                                   | MachXO2-256ZE                      | 3.96  | —     | 4.25  | _     | 4.65  | _     | ns    |
|   |                                   | MachXO2-640ZE                      | 4.01  | _     | 4.31  | _     | 4.71  | _     | ns    |
| Lock to   | Data Hold – PIO Input             | MachXO2-1200ZE                     | 3.95  | _     | 4.29  | _     | 4.73  | _     | ns    |
| t <sub>H</sub> Registe  |                                   | MachXO2-2000ZE                     | 3.94  | _     | 4.29  | _     | 4.74  | _     | ns    |
|   |                                   | MachXO2-4000ZE                     | 3.96  | _     | 4.36  | _     | 4.87  | _     | ns    |
|   |                                   | MachXO2-7000ZE                     | 3.93  | _     | 4.37  |       | 4.91  | _     | ns    |

**Over Recommended Operating Conditions** 



|                    |   |   | _         | 3        | _         | 2      | _       | 1        |                              |
|--------------------|---|---|-----------|----------|-----------|--------|---------|----------|------------------------------|
| Parameter          | Description   | Device  | Min.      | Max.     | Min.      | Max.   | Min.    | Max.     | Units                        |
| Generic DDR4       | Inputs with Clock and Data Cer                                  | ntered at Pin Using PC                                | LK Pin fo | or Clock | Input –   | GDDRX4 | RX.EC   | LK.Cent  | tered <sup>9, 12</sup>       |
| t <sub>SU</sub>    | Input Data Setup Before ECLK                                    |   | 0.434     | —        | 0.535     | _      | 0.630   | —        | ns                           |
| t <sub>HO</sub>    | Input Data Hold After ECLK                                      | MachXO2-640U,   | 0.385     | —        | 0.395     | —      | 0.463   | —        | ns                           |
| f <sub>DATA</sub>  | DDRX4 Serial Input Data<br>Speed                                | MachXO2-1200/U<br>and larger devices,                 | _         | 420      | _         | 352    |         | 292      | Mbps                         |
| f <sub>DDRX4</sub> | DDRX4 ECLK Frequency  | bottom side only <sup>11</sup>                        | —         | 210      | —         | 176    | _       | 146      | MHz                          |
| f <sub>SCLK</sub>  | SCLK Frequency  |   |           | 53       |           | 44     |         | 37       | MHz                          |
|                    | uts – GDDR71_RX.ECLK.7.1 <sup>9, 12</sup>                       | 2   |           |          |           |        |         |          |                              |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                                     |   | —         | 0.307    |           | 0.316  |         | 0.326    | UI                           |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                      |   | 0.662     |          | 0.650     |        | 0.649   |          | UI                           |
| f <sub>DATA</sub>  | DDR71 Serial Input Data<br>Speed                                | MachXO2-640U,<br>MachXO2-1200/U                       | _         | 420      | _         | 352    |         | 292      | Mbps                         |
| f <sub>DDR71</sub> | DDR71 ECLK Frequency  | and larger devices,<br>bottom side only <sup>11</sup> | —         | 210      | —         | 176    | —       | 146      | MHz                          |
| f <sub>CLKIN</sub> | 7:1 Input Clock Frequency<br>(SCLK) (minimum limited by<br>PLL) | bottom side only                                      | _         | 60       | _         | 50     | _       | 42       | MHz                          |
| Generic DDR        | Outputs with Clock and Data A                                   | ligned at Pin Using PC                                | LK Pin f  | or Clock | k Input – | GDDRX  | 1_TX.S  | CLK.Aliç | <b>jned</b> <sup>9, 12</sup> |
| t <sub>DIA</sub>   | Output Data Invalid After CLK<br>Output                         |   | —         | 0.850    | —         | 0.910  | _       | 0.970    | ns                           |
| t <sub>DIB</sub>   | Output Data Invalid Before<br>CLK Output                        | All MachXO2<br>devices, all sides                     | _         | 0.850    | _         | 0.910  |         | 0.970    | ns                           |
| f <sub>DATA</sub>  | DDRX1 Output Data Speed   |   | —         | 140      | —         | 116    | _       | 98       | Mbps                         |
| f <sub>DDRX1</sub> | DDRX1 SCLK frequency  |   | —         | 70       | —         | 58     | _       | 49       | MHz                          |
|                    | Outputs with Clock and Data Ce                                  | ntered at Pin Using PC                                | LK Pin f  | or Clock | Input –   | GDDRX  | 1_TX.SC | LK.Cen   | tered <sup>9, 12</sup>       |
| t <sub>DVB</sub>   | Output Data Valid Before CLK<br>Output                          |   | 2.720     | _        | 3.380     |        | 4.140   |          | ns                           |
| t <sub>DVA</sub>   | Output Data Valid After CLK<br>Output                           | All MachXO2   | 2.720     |          | 3.380     | _      | 4.140   |          | ns                           |
| f <sub>DATA</sub>  | DDRX1 Output Data Speed   | devices, all sides                                    | —         | 140      | —         | 116    | —       | 98       | Mbps                         |
| f <sub>DDRX1</sub> | DDRX1 SCLK Frequency<br>(minimum limited by PLL)                |   | _         | 70       | _         | 58     | _       | 49       | MHz                          |
| Generic DDRX       | (2 Outputs with Clock and Data                                  | Aligned at Pin Using P                                | CLK Pin   | for Cloc | k Input   | - GDDR | X2_TX.E | CLK.Ali  | gned <sup>9, 12</sup>        |
| t <sub>DIA</sub>   | Output Data Invalid After CLK<br>Output                         |   |           | 0.270    |           | 0.300  |         | 0.330    | ns                           |
| t <sub>DIB</sub>   | Output Data Invalid Before<br>CLK Output                        | MachXO2-640U,<br>MachXO2-1200/U                       | _         | 0.270    | _         | 0.300  |         | 0.330    | ns                           |
| f <sub>DATA</sub>  | DDRX2 Serial Output Data<br>Speed                               | and larger devices,<br>top side only                  | _         | 280      | _         | 234    |         | 194      | Mbps                         |
| f <sub>DDRX2</sub> | DDRX2 ECLK frequency  |   | _         | 140      | —         | 117    | _       | 97       | MHz                          |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —         | 70       | —         | 59     | —       | 49       | MHz                          |









# **Pinout Information Summary**

|   |                        | Ма                     | achXO2-2    | 256         |              | Ма                     | achXO2-6    | 640          | MachXO2-640 |
|---|------------------------|------------------------|-------------|-------------|--------------|------------------------|-------------|--------------|-------------|
|   | 32<br>QFN <sup>1</sup> | 48<br>QFN <sup>3</sup> | 64<br>ucBGA | 100<br>TQFP | 132<br>csBGA | 48<br>QFN <sup>3</sup> | 100<br>TQFP | 132<br>csBGA | 144 TQFP    |
| General Purpose I/O per Bank                              | •                      |                        | •           |             |              |                        | •           | •            | •           |
| Bank 0  | 8                      | 10                     | 9           | 13          | 13           | 10                     | 18          | 19           | 27          |
| Bank 1  | 2                      | 10                     | 12          | 14          | 14           | 10                     | 20          | 20           | 26          |
| Bank 2  | 9                      | 10                     | 11          | 14          | 14           | 10                     | 20          | 20           | 28          |
| Bank 3  | 2                      | 10                     | 12          | 14          | 14           | 10                     | 20          | 20           | 26          |
| Bank 4  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 0           |
| Bank 5  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 0           |
| Total General Purpose Single Ended I/O                    | 21                     | 40                     | 44          | 55          | 55           | 40                     | 78          | 79           | 107         |
| Differential I/O per Bank                                 |                        |                        |             |             |              |                        |             |              |             |
| Bank 0  | 4                      | 5                      | 5           | 7           | 7            | 5                      | 9           | 10           | 14          |
| Bank 1  | 1                      | 5                      | 6           | 7           | 7            | 5                      | 10          | 10           | 13          |
| Bank 2  | 4                      | 5                      | 5           | 7           | 7            | 5                      | 10          | 10           | 14          |
| Bank 3  | 1                      | 5                      | 6           | 7           | 7            | 5                      | 10          | 10           | 13          |
| Bank 4  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 0           |
| Bank 5  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 0           |
| Total General Purpose Differential I/O                    | 10                     | 20                     | 22          | 28          | 28           | 20                     | 39          | 40           | 54          |
| Dual Function I/O   | 22                     | 25                     | 27          | 29          | 29           | 25                     | 29          | 29           | 33          |
| High-speed Differential I/O                               |                        | 1                      |             |             |              |                        |             | 1            |             |
| Bank 0  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 7           |
| Gearboxes   |                        |                        |             |             |              |                        |             |              | •           |
| Number of 7:1 or 8:1 Output Gearbox<br>Available (Bank 0) | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 7           |
| Number of 7:1 or 8:1 Input Gearbox<br>Available (Bank 2)  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 7           |
| DQS Groups  |                        |                        |             |             |              |                        |             |              |             |
| Bank 1  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 2           |
| VCCIO Pins  |                        |                        |             |             |              |                        |             |              |             |
| Bank 0  | 2                      | 2                      | 2           | 2           | 2            | 2                      | 2           | 2            | 3           |
| Bank 1  | 1                      | 1                      | 2           | 2           | 2            | 1                      | 2           | 2            | 3           |
| Bank 2  | 2                      | 2                      | 2           | 2           | 2            | 2                      | 2           | 2            | 3           |
| Bank 3  | 1                      | 1                      | 2           | 2           | 2            | 1                      | 2           | 2            | 3           |
| Bank 4  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 0           |
| Bank 5  | 0                      | 0                      | 0           | 0           | 0            | 0                      | 0           | 0            | 0           |
| VCC   | 2                      | 2                      | 2           | 2           | 2            | 2                      | 2           | 2            | 4           |
| GND <sup>2</sup>  | 2                      | 1                      | 8           | 8           | 8            | 1                      | 8           | 10           | 12          |
| NC  | 0                      | 0                      | 1           | 26          | 58           | 0                      | 3           | 32           | 8           |
| Reserved for Configuration                                | 1                      | 1                      | 1           | 1           | 1            | 1                      | 1           | 1            | 1           |
|   |                        |                        |             |             |              |                        |             |              |             |

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.

2. For 48 QFN package, exposed die pad is the device ground.

3. 48-pin QFN information is 'Advanced'.





|  |          | M         | achXO2-120 | 00       |                     | MachXO2-1200U |
|--|----------|-----------|------------|----------|---------------------|---------------|
|  | 100 TQFP | 132 csBGA | 144 TQFP   | 25 WLCSP | 32 QFN <sup>1</sup> | 256 ftBGA     |
| General Purpose I/O per Bank                               | •        | •         |            |          |                     |               |
| Bank 0   | 18       | 25        | 27         | 11       | 9                   | 50            |
| Bank 1   | 21       | 26        | 26         | 0        | 2                   | 52            |
| Bank 2   | 20       | 28        | 28         | 7        | 9                   | 52            |
| Bank 3   | 20       | 25        | 26         | 0        | 2                   | 16            |
| Bank 4   | 0        | 0         | 0          | 0        | 0                   | 16            |
| Bank 5   | 0        | 0         | 0          | 0        | 0                   | 20            |
| Total General Purpose Single Ended I/O                     | 79       | 104       | 107        | 18       | 22                  | 206           |
| Differential I/O per Bank                                  |          |           |            |          |                     |               |
| Bank 0   | 9        | 13        | 14         | 5        | 4                   | 25            |
| Bank 1   | 10       | 13        | 13         | 0        | 1                   | 26            |
| Bank 2   | 10       | 14        | 14         | 2        | 4                   | 26            |
| Bank 3   | 10       | 12        | 13         | 0        | 1                   | 8             |
| Bank 4   | 0        | 0         | 0          | 0        | 0                   | 8             |
| Bank 5   | 0        | 0         | 0          | 0        | 0                   | 10            |
| Total General Purpose Differential I/O                     | 39       | 52        | 54         | 7        | 10                  | 103           |
| Dual Function I/O  | 31       | 33        | 33         | 18       | 22                  | 33            |
| High-speed Differential I/O                                |          |           |            |          |                     |               |
| Bank 0   | 4        | 7         | 7          | 0        | 0                   | 14            |
| Gearboxes  |          |           |            |          |                     |               |
| Number of 7:1 or 8:1 Output Gearbox<br>Available (Bank 0)  | 4        | 7         | 7          | 0        | 0                   | 14            |
| Number of 7:1 or 8:1 Input Gearbox Avail-<br>able (Bank 2) | 5        | 7         | 7          | 0        | 2                   | 14            |
| DQS Groups   |          |           |            |          |                     |               |
| Bank 1   | 1        | 2         | 2          | 0        | 0                   | 2             |
| VCCIO Pins   |          |           |            |          |                     |               |
| Bank 0   | 2        | 3         | 3          | 1        | 2                   | 4             |
| Bank 1   | 2        | 3         | 3          | 0        | 1                   | 4             |
| Bank 2   | 2        | 3         | 3          | 1        | 2                   | 4             |
| Bank 3   | 3        | 3         | 3          | 0        | 1                   | 1             |
| Bank 4   | 0        | 0         | 0          | 0        | 0                   | 2             |
| Bank 5   | 0        | 0         | 0          | 0        | 0                   | 1             |
| VCC  | 2        | 4         | 4          | 2        | 2                   | 8             |
| GND  | 8        | 10        | 12         | 2        | 2                   | 24            |
| NC   | 1        | 1         | 8          | 0        | 0                   | 1             |
| Reserved for Configuration                                 | 1        | 1         | 1          | 1        | 1                   | 1             |
| Total Count of Bonded Pins                                 | 100      | 132       | 144        | 25       | 32                  | 256           |
| 1. Lattice recommends soldering the centra                 |          |           |            |          |                     |               |

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HC-4TG144C  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-5TG144C  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-6TG144C  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-4BG256C  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-5BG256C  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-6BG256C  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-4FTG256C | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-5FTG256C | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-6FTG256C | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-4BG332C  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-5BG332C  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-6BG332C  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-4FG400C  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-5FG400C  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-6FG400C  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-4FG484C  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HC-5FG484C  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HC-6FG484C  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 484   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100CR11             | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-5TG100CR11             | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-6TG100CR11             | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-4MG132CR11             | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-5MG132CR11             | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-6MG132CR11             | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-4TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200HC-5TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200HC-6TG144CR11             | 1280 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | COM   |

1. Specifications for the "LCMXO2-1200HC-speed package CR1" are the same as the "LCMXO2-1200HC-speed package C" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000ZE-1QN84I   | 4320 | 1.2 V          | -1    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000ZE-2QN84I   | 4320 | 1.2 V          | -2    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000ZE-3QN84I   | 4320 | 1.2 V          | -3    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000ZE-1MG132I  | 4320 | 1.2 V          | -1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000ZE-2MG132I  | 4320 | 1.2 V          | -2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000ZE-3MG132I  | 4320 | 1.2 V          | -3    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000ZE-1TG144I  | 4320 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000ZE-2TG144I  | 4320 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000ZE-3TG144I  | 4320 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000ZE-1BG256I  | 4320 | 1.2 V          | -1    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000ZE-2BG256I  | 4320 | 1.2 V          | -2    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000ZE-3BG256I  | 4320 | 1.2 V          | -3    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000ZE-1FTG256I | 4320 | 1.2 V          | -1    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000ZE-2FTG256I | 4320 | 1.2 V          | -2    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000ZE-3FTG256I | 4320 | 1.2 V          | -3    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000ZE-1BG332I  | 4320 | 1.2 V          | -1    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000ZE-2BG332I  | 4320 | 1.2 V          | -2    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000ZE-3BG332I  | 4320 | 1.2 V          | -3    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000ZE-1FG484I  | 4320 | 1.2 V          | -1    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000ZE-2FG484I  | 4320 | 1.2 V          | -2    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000ZE-3FG484I  | 4320 | 1.2 V          | -3    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144I  | 6864 | 1.2 V          | -1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000ZE-2TG144I  | 6864 | 1.2 V          | -2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000ZE-3TG144I  | 6864 | 1.2 V          | -3    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000ZE-1BG256I  | 6864 | 1.2 V          | -1    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000ZE-2BG256I  | 6864 | 1.2 V          | -2    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000ZE-3BG256I  | 6864 | 1.2 V          | -3    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000ZE-1FTG256I | 6864 | 1.2 V          | -1    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000ZE-2FTG256I | 6864 | 1.2 V          | -2    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000ZE-3FTG256I | 6864 | 1.2 V          | -3    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000ZE-1BG332I  | 6864 | 1.2 V          | -1    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000ZE-2BG332I  | 6864 | 1.2 V          | -2    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000ZE-3BG332I  | 6864 | 1.2 V          | -3    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000ZE-1FG484I  | 6864 | 1.2 V          | -1    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000ZE-2FG484I  | 6864 | 1.2 V          | -2    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000ZE-3FG484I  | 6864 | 1.2 V          | -3    | Halogen-Free fpBGA | 484   | IND   |



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HC-4QN84I   | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-5QN84I   | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-6QN84I   | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-4TG144I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-5TG144I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-6TG144I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-4MG132I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-5MG132I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-6MG132I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-4BG256I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-5BG256I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-6BG256I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-4FTG256I | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-5FTG256I | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-6FTG256I | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-4BG332I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-5BG332I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-6BG332I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-4FG484I  | 4320 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HC-5FG484I  | 4320 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HC-6FG484I  | 4320 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HC-4TG144I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-5TG144I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-6TG144I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-4BG256I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-5BG256I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-6BG256I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-4FTG256I | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-5FTG256I | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-6FTG256I | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-4BG332I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-5BG332I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-6BG332I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-4FG400I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-5FG400I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-6FG400I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-4FG484I  | 6864 | 2.5 V / 3.3 V  | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HC-5FG484I  | 6864 | 2.5 V / 3.3 V  | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HC-6FG484I  | 6864 | 2.5 V / 3.3 V  | -6    | Halogen-Free fpBGA | 484   | IND   |



# High Performance Industrial Grade Devices Without Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HE-4TG100I  | 2112 | 1.2 V          | -4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-5TG100I  | 2112 | 1.2 V          | -5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-6TG100I  | 2112 | 1.2 V          | -6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-4MG132I  | 2112 | 1.2 V          | -4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-5MG132I  | 2112 | 1.2 V          | -5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-6MG132I  | 2112 | 1.2 V          | -6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-4TG144I  | 2112 | 1.2 V          | -4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-5TG144I  | 2112 | 1.2 V          | -5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-6TG144I  | 2112 | 1.2 V          | -6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-4BG256I  | 2112 | 1.2 V          | -4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-5BG256I  | 2112 | 1.2 V          | -5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-6BG256I  | 2112 | 1.2 V          | -6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-4FTG256I | 2112 | 1.2 V          | -4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HE-5FTG256I | 2112 | 1.2 V          | -5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HE-6FTG256I | 2112 | 1.2 V          | -6    | Halogen-Free ftBGA | 256   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHE-4FG484I | 2112 | 1.2 V          | -4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHE-5FG484I | 2112 | 1.2 V          | -5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHE-6FG484I | 2112 | 1.2 V          | -6    | Halogen-Free fpBGA | 484   | IND   |



# MachXO2 Family Data Sheet Revision History

March 2017

Data Sheet DS1035

| Date       | Version              | Section   | Change Summary  |
|------------|----------------------|---|---|
| March 2017 | 3.3                  | DC and Switching<br>Characteristics   | Updated the Absolute Maximum Ratings section.<br>Added standards.   |
|            |                      |   | Updated the sysIO Recommended Operating Conditions section.<br>Added standards.   |
|            |                      |   | Updated the sysIO Single-Ended DC Electrical Characteristics sec-<br>tion. Added standards.   |
|            |                      |   | Updated the MachXO2 External Switching Characteristics – HC/HE Devices section.<br>Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the $D_{VB}$ and the $D_{VA}$ parameters were changed to $D_{IB}$ and $D_{IA}$ . The parameter descriptions were also modified.   |
|            |                      |   | Updated the MachXO2 External Switching Characteristics – ZE<br>Devices section.<br>Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the $D_{VB}$ and the<br>$D_{VA}$ parameters were changed to $D_{IB}$ and $D_{IA}$ . The parameter<br>descriptions were also modified.                                       |
|            |                      |   | Updated the sysCONFIG Port Timing Specifications section. Corrected the $t_{\text{INITL}}$ units from ns to $\mu$ s.  |
|            |                      | Pinout Information  | Updated the Signal Descriptions section. Revised the descriptions of the PROGRAMN, INITN, and DONE signals.   |
|            |                      |   | Updated the Pinout Information Summary section. Added footnote to MachXO2-1200 32 QFN.  |
|            | Ordering Information | Updated the MachXO2 Part Number Description section. Corrected the MG184, BG256, FTG256 package information. Added "(0.8 mm Pitch)" to BG332. |   |
|            |                      |   | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free<br>(RoHS) Packaging section.<br>— Updated LCMXO2-1200ZE-1UWG25ITR50 footnote.<br>— Corrected footnote numbering typo.<br>— Added the LCMXO2-2000ZE-1UWG49ITR50 and LCMXO2-<br>2000ZE-1UWG49ITR1K part numbers. Updated/added footnote/s. |

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.