

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	4KB (1.375K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f04kl101-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.2 Power Supply Pins

#### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

#### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu F$  to 47  $\mu F$ .


### 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

#### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



Start Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0000								Working	Register 0								0000
0002								Working	Register 1								0000
0004								Working	Register 2								0000
0006								Working	Register 3								0000
8000								Working	Register 4								0000
000A								Working	Register 5								0000
000C								Working	Register 6								0000
000E								Working	Register 7								0000
0010								Working	Register 8								0000
0012								Working	Register 9								0000
0014								Working	Register 10								0000
0016								Working	Register 11								0000
0018								Working	Register 12								0000
001A								Working	Register 13								0000
001C								Working	Register 14								0000
001E							V	Vorking Regis	ter 15							_	0800
0020							Sta	ack Pointer Li	mit Value Reg	gister							xxxx
002E							Prog	gram Counter	Low Word Re	egister							0000
0030	_	_	_	_	_	_	_	_	_			Program C	ounter Reg	ister High By	/te		0000
0032	_	_	_	_	_	_	_	_			Table N	lemory Pag	ge Address	Register			0000
0034	_	_	_	_	_	_	_	_		Pr	ogram Spa	ace Visibilit	y Page Add	dress Registe	er		0000
0036							R	REPEAT LOOP	Counter Regi								xxxxx
0042	_	_	_	_	_	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
0044	_	_	_	_	_	_	_	_	_	_	_	_	IPL3	PSV	_	_	0000
0052		_						Disab	e Interrupts C	Counter Reg	ister			1			xxxx
	Addr       0000       0002       0004       0006       0008       0008       0008       0008       0008       0008       0008       0008       0008       0008       0008       0008       0010       0012       0014       0016       0018       0010       0012       0014       0020       0022       0030       0032       0034       0036       0042	Addr     Bit 15       0000	Addr     Bit 15     Bit 14       0000	Addr     Bit 15     Bit 14     Bit 13       0000	Addr     Bit 15     Bit 14     Bit 13     Bit 12       0000	Addr     Bit 15     Bit 14     Bit 13     Bit 12     Bit 11       0000	Addr     Bit 15     Bit 14     Bit 13     Bit 12     Bit 11     Bit 10       0000     0002     0004     0006     0006     0006     0008     0006     0008     0006     0006     0008     0006     0008     0006	Addr     Bit 15     Bit 14     Bit 13     Bit 12     Bit 11     Bit 10     Bit 9       0000	Addr     Bit 15     Bit 14     Bit 13     Bit 12     Bit 11     Bit 10     Bit 9     Bit 8       0000	Addr     Bit 15     Bit 14     Bit 13     Bit 12     Bit 11     Bit 10     Bit 9     Bit 8     Bit 7       0000	Addr     Bit 15     Bit 14     Bit 13     Bit 13     Bit 12     Bit 11     Bit 10     Bit 9     Bit 8     Bit 7     Bit 6       0000	Addr     Bit 15     Bit 14     Bit 12     Bit 11     Bit 10     Bit 9     Bit 8     Bit 7     Bit 6     Bit 5       0000	Addr     Bit 13     Bit 14     Bit 13     Bit 12     Bit 11     Bit 10     Bit 9     Bit 8     Bit 7     Bit 6     Bit 5     Bit 4       0000	Addr     Bit 13     Bit 13     Bit 13     Bit 11     Bit 10     Bit 9     Bit 8     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3       0000	Addr     Bit 13     Bit 12     Bit 11     Bit 10     Bit 9     Bit 8     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3     Bit 2       0000	Addr     Bit 10     Bit 10     Bit 9     Bit 8     Bit 7     Bit 6     Bit 3     Bit 3     Bit 2     Bit 1       0000	Addr     Bit 10     Bit 10     Bit 20     Bit 8     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3     Bit 2     Bit 10     Bit 0       0000

### TABLE 4-3: CPU CORE REGISTERS MAP

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								A/D Bu	uffer 0								xxxx
ADC1BUF1	0302								A/D Bu	uffer 1								xxxx
AD1CON1	0320	ADON	—	ADSIDL	—	_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_		ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	OFFCAL	—	CSCNA		_	r		SMPI3	SMPI2	SMPI1	SMPI0	r	ALTS	0000
AD1CON3	0324	ADRC	EXTSAM	PUMPEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0			ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	—		—	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA		_	_	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12(1)	CSSL11 <sup>(1)</sup>	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	_	CSSL4 <sup>(1)</sup>	CSSL3 <sup>(1)</sup>	CSSL2 <sup>(1)</sup>	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0', r = reserved bit. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

#### TABLE 4-14: ANALOG SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANCFG	04DE	_	—	—	—	_	_		_	_	_			_	—		VBGEN	0000
ANSA	04E0	-	_	-	—	_	-	_	_	_	_	_	_	ANSA3	ANSA2	ANSA1	ANSA0	000F
ANSB	04E2	ANSB15	ANSB14	ANSB13	ANSB12 <sup>(1)</sup>	—	_	_	_	—	—	_	ANSB4	ANSB3(2)	ANSB2 <sup>(1)</sup>	ANSB1 <sup>(1)</sup>	ANSB0 <sup>(1)</sup>	F01F <sup>(3)</sup>

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

2: These bits are unimplemented in 14-pin and 20-pin devices; read as '0'

3: Reset value for 28-pin devices is shown.

#### TABLE 4-15: COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL	—	_		_	_	C2EVT <sup>(1)</sup>	C1EVT	—	—	_		_	_	C2OUT	C1OUT	xxxx
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CON	COE	CPOL	CLPWR	—	_	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	—	_	CCH1	CCH0	xxxx
CM2CON <sup>(1)</sup>	0636	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented in PIC24FXXKL10X/20X devices; read as '0'.

#### REGISTER 8-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	U2ERIP2 <sup>(1)</sup>	U2ERIP1 <sup>(1)</sup>	U2ERIP0 <sup>(1)</sup>
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	U1ERIP2 <sup>(1)</sup>	U1ERIP1 <sup>(1)</sup>	U1ERIP0 <sup>(1)</sup>			—	—
bit 7							bit 0

Legend:				
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-11	-	nented: Read as '0'		
bit 10-8	U2ERIP<2	2:0>: UART2 Error Interrupt	t Priority bits <sup>(1)</sup>	
	111 = Inte	errupt is Priority 7 (highest p	priority interrupt)	
	•			
	•			
	•			
		errupt is Priority 1		
		errupt source is disabled		
bit 7	-	nented: Read as '0'		
bit 6-4	U1ERIP<	2:0>: UART1 Error Interrupt	t Priority bits <sup>(1)</sup>	
	111 = Inte	errupt is Priority 7 (highest p	priority interrupt)	
	•			
	•			
	•			
		errupt is Priority 1		
		errupt source is disabled		
bit 3-0	Unimplen	nented: Read as '0'		

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

### 8.4 Interrupt Setup Procedures

#### 8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and the type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits, for all enabled interrupt sources, may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

### 8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

### 11.3 Input Change Notification

The Input Change Notification (ICN) function of the I/O ports allows the PIC24F16KL402 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 23 external signals that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the Change Notification (CN) module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately, using the CNPD1 and CNPD2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to VSS by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

**Note:** Pull-ups and pull-downs on Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE (ASSEMBLY LANGUAGE)

MOV	#0xFF00, W0	; Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
MOV	W0, TRISB	
MOV	#0x00FF, W0	; Enable PORTB<15:8> digital input buffers
MOV	W0, ANSB	
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction


#### EXAMPLE 11-2: PORT WRITE/READ EXAMPLE (C LANGUAGE)

TRISB = 0xFF00;	// Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
ANSB = $0 \times 00 FF;$	// Enable PORTB<15:8> digital input buffers
NOP();	// Delay 1 cycle
if(PORTBbits.RB13 == 1)	// execute following code if PORTB pin 13 is set.
{	
}	


REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON	_	TSIDL	_	_	_	T1ECS1 <sup>(1)</sup>	T1ECS0 <sup>(1)</sup>
bit 15		I					bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
_	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplerr	nented bit. read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	TON: Timer1	On bit					
	1 = Starts 16-						
	0 = Stops 16-	bit Timer1					
bit 14	Unimplement	ted: Read as '	)'				
bit 13		1 Stop in Idle N					
				device enters Idl	e mode		
L:1 10 10		module opera		de			
bit 12-10 bit 9-8	-	ted: Read as ' : Timer1 Exten		La at hita(1)			
DIL 9-0	11 = Reserve			lect bits ?			
		ises the LPRC	as the clock s	ource			
		ises the extern					
	00 <b>= Timer1</b> u	ises the Secon	dary Oscillato	r (SOSC) as the	clock source		
bit 7	Unimplement	ted: Read as '	י'				
bit 6	TGATE: Time	r1 Gated Time	Accumulation	Enable bit			
	When TCS =	-					
	This bit is igno When TCS =						
		<u>u.</u> ne accumulatio	n is enabled				
		ne accumulatio					
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Prescal	e Select bits			
	11 <b>= 1:256</b>						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
bit 3		ted: Read as '	)'				
bit 2	-			hronization Sele	ect bit		
	When TCS =		, ,				
	1 = Synchron	nizes external (					
		t synchronize e	external clock i	input			
	When TCS =						
hit 1	This bit is igno	Clock Source S	Soloct bit				
bit 1		ock source is s		ECS<1.05			
		clock (Fosc/2)					
bit 0	Unimplement	ted: Read as '	כ'				












### FIGURE 17-2: SPI MASTER/SLAVE CONNECTION





## FIGURE 17-4: MSSPx BLOCK DIAGRAM ( $I^2C^{TM}$ MASTER MODE)



© 2011-2013 Microchip Technology Inc.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>
UARTEN		USIDL	IREN <sup>(1)</sup>	RTSMD		UEN1	UEN0
bit 15							bit 8
R/C-0, HC		R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
1			L :4			L	
Legend:	bla bit	C = Clearable W = Writable t			re Clearable bit		
R = Readat			DIC	•	nented bit, read		
-n = Value a		'1' = Bit is set		'0' = Bit is clea	areo	x = Bit is unkn	own
bit 15		ARTx Enable bit					
DIUTS		s enabled; all U/	NPTy nine are	controlled by I		ed by LIENZ1.0	
		s disabled; all U					
bit 14	-	ted: Read as '0	,				
bit 13	-	Tx Stop in Idle N					
		nues module op		device enters lo	lle mode		
		es module opera					
bit 12		Encoder and De					
		oder and decod					
bit 11		boder and decod					
		oin is in Simplex		L			
		oin is in Flow Co					
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	UEN<1:0>: L	JARTx Enable b	its <sup>(2)</sup>				
	10 = UxTX, 01 = UxTX,	UxRX and UxB( UxRX, UxCTS a UxRX and UxR and UxRX pins a ches	and UxRTS pir TS pins are er	ns are enabled habled and use	an <u>d used</u> d; UxCTS pin is	controlled by	port latches
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit		
	cleared i	will continue to n hardware on t			upt is generate	ed on the fallin	g edge, bit is
bit 6		-up is enabled ARTx Loopback	Mode Select I	oit			
DILO		Loopback mode		JIL			
		k mode is disab					
bit 5	ABAUD: Aut	o-Baud Enable I	oit				
	cleared i	baud rate meas n hardware upo e measurement	n completion		er – requires re	ception of a Sy	nc field (55h);
bit 4		eive Polarity Inve					
	1 = UxRX Id	-					
	0 = UxRX Id						
	This feature is is Bit availability de			G mode (BRGH	l = 0).		

## REGISTER 18-1: UxMODE: UARTx MODE REGISTER

## 19.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 10-Bit High-Speed A/D Converter, refer to the "dsPIC33/PIC24 Family Reference Manual", "10-Bit A/D Converter" (DS39705).

The 10-bit A/D Converter has the following key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- · Up to 12 analog input pins
- External voltage reference input pins
- · Internal band gap reference input
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- · Two-word conversion result buffer
- · Selectable Buffer Fill modes
- · Four result alignment options
- · Operation during CPU Sleep and Idle modes

Depending on the particular device, PIC24F16KL402 family devices implement up to 12 analog input pins, designated AN0 through AN4 and AN9 through AN15. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins. A block diagram of the A/D Converter is displayed in Figure 19-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
  - a) Configure port pins as analog inputs and/ or select band gap reference inputs (ANSA<3:0>, ANSB<15:12,4:0> and ANCFG<0>).
  - b) Select the voltage reference source to match the expected range on analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
  - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
  - f) Select interrupt rate (AD1CON2<5:2>).
  - g) Turn on A/D module (AD1CON1<15>).
  - Configure A/D interrupt (if required):
  - a) Clear the AD1IF bit.

2.

b) Select A/D interrupt priority.

### REGISTER 20-1: CMxCON: COMPARATOR x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR		_	CEVT	COUT
bit 15			•		•		bit
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	<sup>(1)</sup> EVPOL0 <sup>(1)</sup>		CREF			CCH1	CCH0
bit 7							bit
Legend:							
R = Reada	abla bit	W = Writable	hit		montod bit roo	d aa '0'	
					nented bit, rea		
-n = Value	atPOR	'1' = Bit is se	[	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	CON: Compa	arator Enable b	it				
	•	ator is enabled					
		ator is disabled					
bit 14	COE: Compa	arator Output E	nable bit				
			resent on the C	KOUT pin			
	-	ator output is in	-				
bit 13		•	Polarity Select b	bit			
		ator output is in ator output is ne					
bit 12	-	-	Power Mode Se	loct hit			
		•	Low-Power mo				
			perate in Low-Po				
bit 11-10	Unimplemer	ted: Read as	0'				
bit 9	CEVT: Comp	arator Event bi	t				
	1 = Compara	ator event defir	ned by EVPOL<	1:0> has occu	ırred; subsequ	ent triggers and	interrupts a
		until the bit is o					
	-	ator event has					
bit 8		parator Output	bit				
	<u>When CPOL</u> 1 = VIN+ > V						
	0 = VIN + < V						
	When CPOL						
	1 = VIN+ < V						
	0 = VIN + > V						
bit 7-6			t/Interrupt Polar				
						ator output (whil	
						f the comparato of the comparato	
			t generation is o		Ign transition o		output
bit 5		nted: Read as	•				
bit 4	-		ice Select bits (	non-invertina ii	nput)		
			nects to the inte	-			
			nects to the CxI		J		
Note 1:	If EVPOL<1:0> is	s set to a value	other than '00'.	the first interr	upt generated	will occur on an	y transition c
	COUT, regardles						
	bits setting.						

2: Unimplemented on 14-pin (PIC24FXXKL100/200) devices.

### 23.3 Unique ID

A read-only Unique ID value is stored at addresses, 800802h through 800808h. This factory programmed value is unique to each microcontroller produced in the PIC24F16KL402 family. To access this region, use Table Read instructions or Program Space Visibility. To ensure a globally Unique ID across other Microchip microcontroller families, the "Unique ID" value should be further concatenated with the family and Device ID values stored at address, FF0000h.

### REGISTER 23-8: DEVID: DEVICE ID REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 23							bit 16

R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '0'
-----------	----------------------------

bit 15-8 **FAMID<7:0>:** Device Family Identifier bits 01001011 = PIC24F16KL402 family


bit 7-0 **DEV<7:0>:** Individual Device Identifier bits 00000001 = PIC24F04KL100

00000010 = PIC24F04KL101

00000101 = PIC24F08KL200 00000110 = PIC24F08KL201

00001010 = PIC24F08KL301 00000000 = PIC24F08KL302

00001110 = PIC24F08KL401 00000100 = PIC24F08KL402 00011110 = PIC24F16KL401 00010100 = PIC24F16KL402



#### TABLE 26-29: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)


Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input		3 Тсү		ns	
70A	TssL2WB	SSx to Write to SSPxBUF		3 Tcy	_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		20	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2		1.5 Tcy + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		40	_	ns	
75	TDOR	SDOx Data Output Rise Time		—	25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	9	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 Tcy + 40	_	ns	
	FSCK	SCKx Frequency		—	10	MHz	

**Note 1:** Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.

## 27.0 PACKAGING INFORMATION

## 27.1 Package Marking Information




Legend:	XXX Y YY WW NNN @3	Product-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	will be	event the full Microchip part number cannot be marked on one line, it carried over to the next line, thus limiting the number of available ters for customer-specific information.

© 2011-2013 Microchip Technology Inc.

### 20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			;
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	20		
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	_
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	¢	0°	4°	8°
Lead Width	b	0.22	-	0.38

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

Program Memory	
Address Space	
Data EEPROM	
Device Configuration Words	
Hard Memory Vectors	
Organization	
Program Space	
Memory Map	
Program Verification	
PWM (CCP Module)	
TMR4 to PR4 Match	

## R

Register Maps	
A/D Converter	41
Analog Select	41
CCP/ECCP	38
Comparator	41
CPU Core	35
ICN	
Interrupt Controller	37
MSSP	39
NVM	42
Pad Configuration	40
PMD	42
PORTA	40
PORTB	40
System, Clock Control	
Timer	
UART	
Ultra Low-Power Wake-up	
Registers	
AD1CHS (A/D Input Select)	162
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CSSL (A/D Input Scan Select)	
ANCFG (Analog Input Configuration)	
ANSA (PORTA Analog Selection)	
ANSB (PORTB Analog Selection)	
CCP1CON (ECCP1 Control, Enhanced CCP)	
CCPTMRS0 (CCP Timer Select Control 0)	
CCPxCON (CCPx Control, Standard CCP)	
CLKDIV (Clock Divider)	
CMSTAT (Comparator Status)	
CMxCON (Comparator x Control)	
CORCON (CPU Control)	
CVRCON (Comparator Voltage	20, 70
Reference Control)	172
DEVID (Device ID)	
DEVREV (Device Revision)	
ECCP1AS (ECCP1 Auto-Shutdown Control)	
ECCP1DEL (ECCP1 Enhanced PWM Control)	
FBS (Boot Segment Configuration)	
FGS (General Segment Configuration)	
FICD (In-Circuit Debugger Configuration)	
FOSC (Oscillator Configuration)	
FOSCSEL (Oscillator Selection Configuration)	
FPOR (Reset Configuration)	180
FWDT (Watchdog Timer Configuration)	
HLVDCON (High/Low-Voltage Detect Control)	
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 0)	
IEC2 (Interrupt Enable Control 2)	
IEC2 (Interrupt Enable Control 2) IEC3 (Interrupt Enable Control 3)	

IEC4 (Interrupt Enable Control 4)	
IEC5 (Interrupt Enable Control 5)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
INTCON 2 (Interrupt Control 2)	
INTCON1 (Interrupt Control 1)	
INTTREG (Interrupt Control and Status)	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC12 (Interrupt Priority Control 12)	
IPC16 (Interrupt Priority Control 16)	
IPC18 (Interrupt Priority Control 18)	
IPC2 (Interrupt Priority Control 2)	
IPC20 (Interrupt Priority Control 20)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7)	
IPC9 (Interrupt Priority Control 9)	
NVMCON (Flash Memory Control)	
NVMCON (Nonvolatile Memory Control) OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	
PADCFG1 (Pad Configuration Control)	
PSTR1CON (ECCP1 Pulse Steering Control)	
RCON (Reset Control)	
	60
REFOCON (Reference Oscillator Control)	103
REFOCON (Reference Oscillator Control) SR (ALU STATUS)	103
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud	103 28, 69
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator)	103 28, 69 146
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode)	103 28, 69 146 142
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode)	103 28, 69 146 142 141
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode)	103 28, 69 146 142 141 143
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode)	103 28, 69 146 142 141 143 145
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode)	103 28, 69 146 142 141 143 145 144
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode)	103 28, 69 146 142 141 143 145 144 146
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxMSK (I <sup>2</sup> C Slave Address Mask) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode)	103 28, 69 146 142 141 143 145 144 146 139
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode)	103 28, 69 146 142 141 143 145 144 146 139 138
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxMSK (I <sup>2</sup> C Slave Address Mask) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118 120
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer2 Control)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118 120 121 124 124 152
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer2 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Delay Times	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times Device Times	$\begin{array}{c} 103\\ 28, 69\\ 146\\ 142\\ 141\\ 143\\ 145\\ 144\\ 146\\ 139\\ 138\\ 116\\ 138\\ 116\\ 120\\ 121\\ 124\\ 63\\ 61\\ 62\\$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation	$\begin{array}{c} 103 \\ 28, 69 \\ 146 \\ 142 \\ 141 \\ 143 \\ 145 \\ 144 \\ 146 \\ 139 \\ 138 \\ 116 \\ 138 \\ 116 \\ 121 \\ 124 \\ 124 \\ 63 \\ 61 \\ 62 \\ 61 \\ 62 \\ 61 \\ \end{array}$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation SFR States	$\begin{array}{c} 103 \\ 28, 69 \\ 146 \\ 142 \\ 141 \\ 143 \\ 145 \\ 144 \\ 146 \\ 139 \\ 138 \\ 116 \\ 138 \\ 116 \\ 138 \\ 116 \\ 121 \\ 124 \\ 124 \\ 63 \\ 61 \\ 62 \\ 61 \\ 62 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 61 \\$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation	$\begin{array}{c} 103 \\ 28, 69 \\ 146 \\ 142 \\ 141 \\ 143 \\ 145 \\ 144 \\ 146 \\ 139 \\ 138 \\ 116 \\ 138 \\ 116 \\ 138 \\ 116 \\ 121 \\ 124 \\ 124 \\ 63 \\ 61 \\ 62 \\ 61 \\ 62 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 61 \\$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxSTA (UARTx Status and Control) UxSTA (UARTx Status and Control) Clock Source Selection Device Times RCON Flag Operation SFR States	$\begin{array}{c} 103 \\ 28, 69 \\ 146 \\ 142 \\ 141 \\ 143 \\ 145 \\ 144 \\ 146 \\ 139 \\ 138 \\ 116 \\ 138 \\ 116 \\ 138 \\ 116 \\ 121 \\ 124 \\ 124 \\ 63 \\ 61 \\ 62 \\ 61 \\ 62 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 63 \\ 63 \\ 61 \\ 63 \\ 63 \\ 63 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 61 \\ 63 \\ 63 \\ 61 \\ 61 \\$

Serial Peripheral Interface. See SPI Mode.	
SFR Space	34
Software Stack	43