E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	4KB (1.375K x 24)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	· ·
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f04kl101t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features	PIC24F16KL402 PIC24F08KL402 PIC24F08KL302 PIC24F16KL401 PIC24F08KL401									
Operating Frequency	DC – 32 MHz									
Program Memory (bytes)	16K	8K	8K	16K	8K	8K				
Program Memory (instructions)	5632	2816	2816	5632	2816	2816				
Data Memory (bytes)	1024	1024	1024	1024	1024	1024				
Data EEPROM Memory (bytes)	512	512	256	512	512	256				
Interrupt Sources (soft vectors/NMI traps)	31 (27/4)	31 (27/4)	30 (26/4)	31 (27/4)	31 (27/4)	30 (26/4)				
I/O Ports	I	PORTA<7:0> PORTB<15:0>	>	PORT	PORTA<6:0> B<15:12,9:7,4	4,2:0>				
Total I/O Pins		18								
Timers (8/16-bit)	2/2	2/2	2/2	2/2	2/2	2/2				
Capture/Compare/PWM modules:										
Total	3	3	3	3	3	3				
Enhanced CCP	1	1	1	1	1	1				
Input Change Notification Interrupt	23	23	23	17	17	17				
Serial Communications:										
UART	2	2	2	2	2	2				
MSSP	2	2	2	2	2	2				
10-Bit Analog-to-Digital Module (input channels)	12	12	—	12	12	—				
Analog Comparators	2	2	2	2	2	2				
Resets (and delays)	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)									
Instruction Set	76	Base Instruc	tions, Multiple	Addressing	Mode Variatio	ns				
Packages	28-Pin SI	DIP/SSOP/S	OIC/QFN	20-Pin F	DIP/SSOP/SO	DIC/QFN				

TABLE 1-2: DEVICE FEATURES FOR PIC24F16KL40X/30X DEVICES

		Pin N	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
AN0	2	19	2	27	I	ANA	A/D Analog Inputs. Not available on PIC24F16KL30X
AN1	3	20	3	28	I	ANA	family devices.
AN2	4	1	4	1	Ι	ANA	
AN3	5	2	5	2	I	ANA	
AN4	6	3	6	3	Ι	ANA	
AN5	_	_	7	4	Ι	ANA	
AN9	18	15	26	23	Ι	ANA	
AN10	17	14	25	22	Ι	ANA	
AN11	16	13	24	21	I	ANA	
AN12	15	12	23	20	I	ANA	
AN13	7	4	9	6	Ι	ANA	
AN14	8	5	10	7	I	ANA	
AN15	9	6	11	8	I	ANA	
ASCL1	_	_	15	12	I/O	I ² C™	Alternate MSSP1 I ² C Clock Input/Output
ASDA1	_	_	14	11	I/O	l ² C	Alternate MSSP1 I ² C Data Input/Output
AVDD	20	17	28	25	Ι	ANA	Positive Supply for Analog modules
AVss	19	16	27	24	Ι	ANA	Ground Reference for Analog modules
CCP1	14	11	20	17	I/O	ST	CCP1/ECCP1 Capture Input/Compare and PWM Output
CCP2	15	12	23	20	I/O	ST	CCP2 Capture Input/Compare and PWM Output
CCP3	13	10	19	16	I/O	ST	CCP3 Capture Input/Compare and PWM Output
C1INA	8	5	7	4	I	ANA	Comparator 1 Input A (+)
C1INB	7	4	6	3	I	ANA	Comparator 1 Input B (-)
C1INC	5	2	5	2	I	ANA	Comparator 1 Input C (+)
C1IND	4	1	4	1	I	ANA	Comparator 1 Input D (-)
C1OUT	17	14	25	22	0	—	Comparator 1 Output
C2INA	5	2	5	2	I	ANA	Comparator 2 Input A (+)
C2INB	4	1	4	1	I	ANA	Comparator 2 Input B (-)
C2INC	8	5	7	4	Ι	ANA	Comparator 2 Input C (+)
C2IND	7	4	6	3	I	ANA	Comparator 2 Input D (-)
C2OUT	14	11	20	17	0	—	Comparator 2 Output
CLK I	7	4	9	6	I	ANA	Main Clock Input
CLKO	8	5	10	7	0		System Clock Output

TABLE 1-4: PIC24F16KL40X/30X FAMILY PINOUT DESCRIPTIONS

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C = I^2C^{TM}/SMBus$ input buffer

3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	R/W-0								
	—	_		_	_	—	DC					
bit 15	·						bit 8					
R/W-0 ⁽¹	l) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С					
bit 7							bit 0					
Legend												
Legend:												
R = Read	able bit	W = Writable b	it	U = Unimplem	nented bit, read							
-n = value	e at POR	" = Bit is set		$0^{\circ} = Bit is clea$	ared	x = Bit is unkn	lown					
bit 15.0 Unimplemented: Bood op '0'												
bit 8	DC: ALU Half	f Carry/Borrow b	it									
	1 = A carry-o	out from the 4 th lo	ow-order bit (f	or byte-sized da	ata) or 8 th low-o	order bit (for wo	ord-sized data)					
	of the result occurred											
	0 = No carry-out from the 4 th or 8 th low-order bit of the result has occurred											
bit 7-5	IPL<2:0>: CF	IPL<2:0>: CPU Interrupt Priority Level (IPL) Status bits ^(1,2)										
	111 = CPU Ir	111 = CPU Interrupt Priority Level is 7 (15); user interrupts disabled										
	101 = CPU Ir	nterrupt Priority L	_evel is 5 (14)									
	100 = CPU Ir	nterrupt Priority L	_evel is 4 (12)									
	011 = CPU Ir	nterrupt Priority L	Level is 3 (11)									
	010 = CPU Ir 001 = CPU Ir	nterrupt Priority I	_evel is 2 (10) evel is 1 (9)									
	000 = CPU Ir	nterrupt Priority L	_evel is 0 (8)									
bit 4	RA: REPEAT	Loop Active bit										
	1 = REPEAT	oop in progress										
L :+ 0	0 = REPEAT IO	oop not in progre	ess									
DIL 3	1 = Result wa	live bil s negative										
	0 = Result wa	is non-negative	(zero or positi	ve)								
bit 2	OV: ALU Ove	erflow bit										
	1 = Overflow	occurred for sigi	ned (2's comp	lement) arithm	etic in this arith	metic operatior	า					
	0 = No overflo	ow has occurred										
bit 1	Z: ALU Zero I	Z: ALU Zero bit										
	 1 = An operation, which effects the Z bit, has set it at some time in the past 0 = The most recent operation, which effects the Z bit, has cleared it (i.e., a non-zero result) 											
bit 0	C: ALU Carry	/Borrow bit										
	1 = A carry-ou	ut from the Most	Significant bi	t (MSb) of the r	result occurred							
	0 = No carry-	out from the Mos	st Significant I	oit (MSb) of the	e result occurred	d						
Note 1:	The IPL Status bi	ts are read-only	when NSTDI	S (INTCON1<1	5>) = 1.							
2:	The IPL Status bi	ts are concatena	ated with the I	PL3 bit (CORC	ON<3>) to form	n the CPU Inter	rrupt Priority					

2: The IPL Status bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

REGISTER 3-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—			—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in data space0 = Program space is not visible in data space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for a 16-bit divisor.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several Multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs); one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility"). Depending on the particular device, PIC24F16KL402 family devices implement either 512 or 1024 words of data memory. If an EA points to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24F16KL402 FAMILY DEVICES⁽³⁾

	TABLE 4-4:	ICN REGISTER MAP
--	------------	------------------

		-																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0056	CN15PDE ⁽¹⁾	CN14PDE(1)	CN13PDE(1)	CN12PDE	CN11PDE	—	CN9PDE ⁽²⁾	CN8PDE	CN7PDE ⁽²⁾	CN6PDE ⁽¹⁾	CN5PDE ⁽¹⁾	CN4PDE ⁽¹⁾	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
CNPD2	0058	—	CN30PDE	CN29PDE	—	CN27PDE ⁽²⁾	—	—	CN24PDE ⁽²⁾	CN23PDE ⁽¹⁾	CN22PDE	CN21PDE	_	_	_		CN16PDE ⁽²⁾	0000
CNEN1	0062	CN15IE ⁽¹⁾	CN14IE ⁽¹⁾	CN13IE ⁽¹⁾	CN12IE	CN11IE	_	CN9IE ⁽¹⁾	CN8IE	CN7IE ⁽¹⁾	CN6IE ⁽²⁾	CN5PIE ⁽²⁾	CN4IE ⁽²⁾	CN3IE	CNIE	CN1IE	CN0IE	0000
CNEN2	0064	—	CN30IE	CN29IE	—	CN27IE ⁽²⁾	—	—	CN24IE ⁽²⁾	CN23IE ⁽¹⁾	CN22IE	CN21IE	_	_	_		CN16IE ⁽²⁾	0000
CNPU1	006E	CN15PUE ⁽¹⁾	CN14PUE ⁽¹⁾	CN13PUE ⁽¹⁾	CN12PUE	CN11PUE	—	CN9PUE ⁽¹⁾	CN8PUE	CN7PUE ⁽¹⁾	CN6PUE ⁽²⁾	CN5PUE ⁽²⁾	CN4PUE ⁽²⁾	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	0070	—	CN30PUE	CN29PUE	—	CN27PUE ⁽²⁾	_	—	CN24PUE ⁽²⁾	CN23PUE ⁽¹⁾	CN22PUE	CN21PUE	_	_	_		CN16PUE ⁽²⁾	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

2: These bits are unimplemented in 14-pin and 20-pin devices; read as '0'.

R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0
U2TXIF ⁽	¹⁾ U2RXIF ⁽¹⁾	INT2IF	—	T4IF ⁽¹⁾	—	CCP3IF ⁽¹⁾	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1IF	CNIF	CMIF	BCL1IF	SSP1IF
bit 7							bit 0
Lenend							
Legena:	able bit	M - Mritabla	~i+		controd hit roa	d oo 'O'	
		vv = vvritable i	JIL	0' = 0	nenteu bit, rea	u as u v = Bit is unkny	own
	alFOR				areu		JW11
bit 15		T2 Transmitter	Interrunt Elag	Status hit(1)			
bit 15	1 = Interrupt r	request has occ	urred	Status bit			
	0 = Interrupt r	equest has not	occurred				
bit 14	U2RXIF: UAF	RT2 Receiver In	terrupt Flag S	tatus bit ⁽¹⁾			
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	equest has not	occurred				
bit 13	INT2IF: Exter	nal Interrupt 2 I	-lag Status bit				
	1 = Interrupt r	equest has occ	urred				
h:+ 40		request has not	occurrea				
DIL 12 bit 11		ted: Read as () Status hit(1)				
	1 = Interrupt r	equest has occ					
	0 = Interrupt r	request has not	occurred				
bit 10	Unimplemen	ted: Read as '0)'				
bit 9	CCP3IF: Cap	ture/Compare/F	PWM3 Interrup	ot Flag Status b	it ⁽¹⁾		
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	equest has not	occurred				
bit 8-5	Unimplemen	ted: Read as '0)'				
bit 4	INT1IF: Exter	nal Interrupt 1 I	-lag Status bit				
	1 = Interrupt r	request has occ	urred				
hit 3	CNIE: Input C	equest has not		lag Status bit			
DIL 3	1 = Interrupt r		urred	ay Status bit			
	0 = Interrupt r	request has not	occurred				
bit 2	CMIF: Compa	arator Interrupt	Flag Status bit	t			
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 1	BCL1IF: MSS	SP1 I ² C™ Bus (Collision Interr	upt Flag Status	bit		
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	request has not	occurred				
dit U	SSP1IF: MSS	SP1 SPI/IC Eve	ent Interrupt F	lag Status bit			
	\perp = interrupt r	equest has occ					
			Coouricu				
Note 1:	These bits are un	implemented or	n PIC24FXXK	L10X and PIC2	4FXXKL20X d	levices.	

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 8-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

11-0	11-0	11-0	11-0	11-0	11-0	11-0	11-0
00	00	00	00	00	00	00	00
_	—	—					
bit 15							bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	T3GIE	_	_	_	_	_
bit 7							bit 0

DIL	1	
	_	_

bit 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5	T3GIF: Timer3 External Gate Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

Unimplemented: Read as '0' bit 4-0

REGISTER 8-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE ⁽¹⁾	SSP2IE ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

BCL2IE: MSSP2 I²C[™] Bus Collision Interrupt Enable bit⁽¹⁾ bit 2

- 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
- SSP2IF: MSSP2 SPI/I²C Event Interrupt Enable bit⁽¹⁾
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 Unimplemented: Read as '0'
- Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	T1IP2	T1IP1	T1IP0		CCP1IP2	CCP1IP1	CCP1IP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_		INT0IP2	INT0IP1	INT0IP0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as 'd)'				
bit 14-12	T1IP<2:0>: ⊺	imer1 Interrupt	Priority bits				
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as 'd)'				
bit 10-8	CCP1IP<2:0>	-: Capture/Com	pare/PWM1 In	terrupt Priority	bits		
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7-3	Unimplemen	ted: Read as 'd)'				
bit 2-0	INT0IP<2:0>:	External Interr	upt 0 Priority b	its			
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	NVMIP2	NVMIP1	NVMIP0	_	—	—	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
		ind. Deed as i	01				
	Unimplemen	ted: Read as					
bit 14-12	NVMIP<2:0>	: NVM Interrup	t Priority bits				
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
	001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled				
bit 11-7	Unimplemen	ted: Read as '	0'				
bit 6-4	AD1IP<2:0>:	A/D Conversio	on Complete In	terrupt Priority	bits		
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
	• 001 – Interru	nt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemen	• •ted: Read as '	0'				
bit 2-0	U1TXIP<2:0>	-: UART1 Tran	smitter Interrup	ot Priority bits			
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•	. , , ,		, ,			
	•						
	• 001 - Interry	nt is Driarity 1					
	001 - Interru	pt is Fliolity 1	abled				

REGISTER 8-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the I/O Ports, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, *"I/O Ports with Peripheral Pin Select (PPS)"* (DS39711). Note that the PIC24F16KL402 family devices do not support Peripheral Pin Select features.

All of the device pins (except VDD and VSS) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Data Latch register (LATx), read the latch. Writes to the Data Latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers, that are not valid for a particular device, will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless, regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED I/O PORT STRUCTURE



REGISTER 16-6: CCPTMRS0: CCP TIMER SELECT CONTROL REGISTER 0⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			—				_
bit 15	•	•					bit 8
U-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
—	C3TSEL0	—	—	C2TSEL0	—	—	C1TSEL0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	U-0 U-0 U-0 U-0 U-0 - - - - - bit 8 - - - - U-0 R/W-0 U-0 U-0 R/W-0 - C2TSEL0 - - C1TSEL0 bit 0 - C1TSEL0 - - t U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown tion bit - - - - tion bit - - - - - tion bit - - - - - - time - - - - - - - - time - - -				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-7	Unimplement	ted: Read as 'd)'				
bit 6	C3TSEL0: CO	CP3 Timer Sele	ection bit				
	1 = CCP3 use	es TMR3/TMR4	Ļ				
	0 = CCP3 use	es TMR3/TMR2	2				
bit 5-4	Unimplement	ted: Read as ')'				
bit 3	C2TSEL0: CC	CP2 Timer Sele	ection bit				
	1 = CCP2 use	s TMR3/TMR4	ŀ				
	0 = CCP2 use	es TMR3/TMR2	2				
bit 2-1	Unimplement	ted: Read as ')'				
bit 0	C1TSEL0: CO	CP1/ECCP1 Tir	ner Selection bi	t			
	1 = CCP1/EC	CP1 uses TMF	R3/TMR4				
	0 = CCP1/EC	CP1 uses TMF	R3/TMR2				

Note 1: This register is unimplemented on PIC24FXXKL20X/10X devices; maintain as '0'.

REGISTER 17-7: SSPxCON3: MSSPx CONTROL REGISTER 3 (I²C[™] MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		_	_	_	_
bit 15							bit 8
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM	2) PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
.							
Legend:							
R = Reada	able bit	W = Writable b	It		nented bit, read		
-n = value	at POR	"1" = Bit is set		$0^{\circ} = Bit is clear$	ared	x = Bit is unkn	own
hit 15 0	Unimplomon	tod. Bood on (a)	,				
bit 7			Status hit(2)				
	1 = Indicates i	the I ² C bus is in	an Acknowled	dae sequence.	set on the 8 th f	alling edge of t	he SCI x clock
	0 = Not an Ac	knowledge sequ	uence, cleared	d on the 9 th risi	ng edge of the	SCLx clock	
bit 6	PCIE: Stop Co	ondition Interrup	t Enable bit				
	1 = Enables ir	nterrupt on dete	ction of a Stop	condition			
L:1 C	0 = Stop dete	ction interrupts a	are disabled)			
DIT 5	1 - Enables in	ondition Interrup	ot Enable bit	art or Postart o	onditions		
	0 = Start dete	ction interrupts a	are disabled ⁽¹⁾		onutions		
bit 4	BOEN: Buffer	r Overwrite Enat	ole bit				
	I ² C Master me	<u>ode:</u>					
	This bit is igno	ored.					
	$\frac{1^2C}{1} = SSP_VBIII$	<u>de:</u> E is undated and	$1 \text{ an } \overline{A \cap K}$ is an	nerated for a re	acaivad addrae	s/data hvta ion	oring the state
	of the SS	POV bit only if t	he BF bit = 0			s/data byte, ign	oring the state
	0 = SSPxBU	F is only update	d when SSPC	V is clear			
bit 3	SDAHT: SDA	x Hold Time Sel	ection bit				
	1 = Minimum	of 300 ns hold ti	me on SDAx	after the falling	edge of SCLx		
hit 2	SBCDE: Slav	e Mode Bus Co	Ilision Detect I	Enable bit (Slav	ve mode only)		
Dit 2	1 = Enables s	lave bus collisio	n interrunts		ve mode omy)		
	0 = Slave bus	collision interru	pts are disabl	ed			
bit 1	AHEN: Addre	ess Hold Enable	bit (Slave mo	de only)			
	1 = Following	the 8th falling	edge of SCLx	for a matching	g received add	ress byte; the	CKP bit of the
	SSPxCO ○ = Address	N1 register will I bolding is disabl	oe cleared and	d SCLx will be	held low		
bit 0	DHEN: Data H	Hold Enable bit	Slave mode o	only)			
5100	1 = Following	the 8th falling e	edge of SCLx	for a received of	data byte: slave	hardware clea	rs the CKP bit
	of the SS	PxCON1 registe	er and SCLx is	s held low			
	0 = Data hold	ting is disabled					
Note 1:	This bit has no effection enabled.	fect in Slave mo	des for which	Start and Stop	condition dete	ction is explicit	y listed as

2: The ACKTIM status bit is active only when the AHEN bit or DHEN bit is set.

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 18.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware-controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

21.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "dsPIC33/PIC24 Family Reference Manual", "Comparator Voltage Reference Module" (DS39709).

21.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides a range of output voltages, with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
HLVDEN	—	HLSIDL	—		—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
VDIR	BGVST	IRVST	HLVDL2	HLVDL1	HLVDL0				
bit 7									
r									
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	HLVDEN: Hig	h/Low-Voltage	Detect Power	Enable bit					
	1 = HLVD is	enabled							
	0 = HLVD is	disabled							
bit 14	Unimplemen	ted: Read as '0)'						
bit 13	HLSIDL: HLV	D Stop in Idle N	Mode bit						
	1 = Discontinue	iues module op	eration when t	he device enter	s Idle mode				
hit 12_8		ted: Pead as '	, ,	ue					
bit 7		Change Direc	tion Select hit						
DIT /	1 = Event occ	curs when the v	oltage equals (or exceeds the	trip point (HI VI	DI <3·0>)			
	0 = Event occ	curs when the v	oltage equals of	or falls below th	e trip point (HL	_VDL<3:0>)			
bit 6	BGVST: Band	d Gap Voltage S	Stable Flag bit						
	1 = Indicates	that the band g	ap voltage is s	table					
	0 = Indicates	that the band g	ap voltage is u	Instable					
bit 5	IRVST: Intern	al Reference V	oltage Stable F	lag bit					
	1 = Indicates	that the international the second	al reference vo	Itage is stable a	and the High-Vo	oltage Detect lo	ogic generates		
	0 = Indicates	that the interna	al reference vo	ltage is unstabl	le and the High	1-Voltage Detec	t loaic will not		
	generate	the interrupt fl	ag at the spec	ified voltage ra	nge, and the H	HLVD interrupt	should not be		
	enabled								
bit 4	Unimplemen	ted: Read as '0)'						
bit 3-0	HLVDL<3:0>	: High/Low-Volt	age Detection	Limit bits					
	1111 = Exter	nal analog inpu	t is used (input	t comes from th	e HLVDIN pin)				
	1110 = Trip F 1101 = Trip F	Point 13(1)							
	1100 = Trip F	Point 12 ⁽¹⁾							
	•								
	•								
	0000 = Trip F	oint 0 ⁽¹⁾							

REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



REGISTER 23-5: FWDT: WATCHDOG TIMER CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FWDTEN1	WINDIS	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7	I				L		bit 0
Legend:							
R = Readable	bit	P = Programm	able bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	d bit, read as '0' x = Bit is unknown ed in Sleep, SWDTEN bit is disabled ' instruction while the WDT is disabled TEN (RCON<5> = 0) will not cause a	
bit 7,5	FWDTEN<1:0 11 = WDT is 0 10 = WDT is 0 01 = WDT is 0 00 = WDT is 0	D>: Watchdog T enabled in hard controlled with t enabled only wh disabled in harc	imer Enable b ware he SWDTEN hile device is a Iware; SWDT	bits bit setting active; WDT is o EN bit is disable	disabled in Slee	ep, SWDTEN b	it is disabled
bit 6	WINDIS: Wind 1 = Standard 0 = Windowe in hardwa device Re	dowed Watchdo WDT is selecte d WDT is enab are and softwar eset	og Timer Disa ed; windowed led; note that e (FWDTEN<	ble bit WDT is disable executing a CL :1:0> = 00 and	d .RWDT instructio SWDTEN (RC	on while the W :ON<5> = 0) w	DT is disabled ill not cause a
bit 4	FWPSA: WD	T Prescaler bit					
	1 = WDT pres	scaler ratio of 1:	128				
	0 = WD1 pres	scaler ratio of 1:	32				
bit 3-0	WDTPS<3:0> 1111 = 1:32,7 1110 = 1:16,7 1101 = 1:8,19 1000 = 1:4,09 1011 = 1:2,04 1010 = 1:1,02 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1	▶: Watchdog Tin 768 384 92 96 48 24	ner Postscale	Select bits			

TABLE 26-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHARACTERISTICS			$ \begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage ⁽⁴⁾					
DI10		I/O Pins	Vss	—	0.2 Vdd	V	
DI15		MCLR	Vss		0.2 Vdd	V	
DI16		OSCI (XT mode)	Vss		0.2 Vdd	V	
DI17		OSCI (HS mode)	Vss		0.2 Vdd	V	
DI18		I/O Pins with I ² C [™] Buffer	Vss		0.3 Vdd	V	SMBus disabled
DI19		I/O Pins with SMBus Buffer	Vss		0.8	V	SMBus enabled
	Vih	Input High Voltage ^(4,5)					
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd		Vdd Vdd	V V	
DI25		MCLR	0.8 VDD	_	Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd		Vdd	V	
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		Vdd Vdd	V V	
DI29		I/O Pins with SMBus	2.1		Vdd	V	$2.5V \le VPIN \le VDD$
DI30	ICNPU	CNx Pull-up Current	50	250	500	μA	VDD = 3.3V, VPIN = VSS
DI31	IPU	Maximum Load Current			30	μA	VDD = 2.0V
		for Digital High Detection w/Internal Pull-up	—	—	1000	μA	VDD = 3.3V
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Ports	—	0.050	±0.100	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		VREF+, VREF-, AN0, AN1	—	0.300	±0.500	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ high-impedance} \end{split}$

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 and Table 1-5 for I/O pin buffer types.

5: VIH requirements are met when the internal pull-ups are enabled.





TABLE 26-33: I²C[™] BUS START/STOP BITS REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			Repeated Start condition	
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the first clock pulse is generated	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_			
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns		
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns		
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_			

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	MIN	NOM	MAX	
Number of Pins	Ν	28		
Pitch	е	0.65 BSC		
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	с	0.09	-	0.25
Foot Angle	¢	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B