# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 32MHz  |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                              |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                  |
| Number of I/O              | 17   |
| Program Memory Size        | 8KB (2.75K x 24)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | A/D 12x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 20-SSOP (0.209", 5.30mm Width)   |
| Supplier Device Package    | 20-SSOP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24f08kl201-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.2.5 SOFTWARE STACK

In addition to its use as a Working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4.

Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

| Note: | A PC push during exception processing    |  |  |  |  |  |
|-------|--|--|--|--|--|--|
|       | will concatenate the SRL register to the |  |  |  |  |  |
|       | MSB of the PC prior to the push.         |  |  |  |  |  |

The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated, using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation.

Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 0DF6, in RAM, initialize the SPLIM with the value, 0DF4.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

**Note:** A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME



### 4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Apart from the normal execution, the PIC24F architecture provides two methods by which the program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space, PSV

Table instructions allow an application to read or write small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word (lsw) of the program word.

#### 4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike the table operations, this limits remapping operations strictly to the user memory area.

Table 4-20 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> bits refer to a program space word, whereas the D<15:0> bits refer to a data space word.

#### 4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through data space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

| Note: | The TBLRDH and TBLWTH instructions are |
|-------|--|
|       | not used while accessing data EEPROM   |
|       | memory.                                |

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when the byte select is '1'; the lower byte is selected when it is '0'.

 TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

**Note:** Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table write operations are not allowed.





#### REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

| R/W-0  | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| NSTDIS | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | R/W-0   | R/W-0   | R/W-0  | R/W-0   | U-0   |
|-------|-----|-----|---------|---------|--------|---------|-------|
| —     | —   | —   | MATHERR | ADDRERR | STKERR | OSCFAIL | —     |
| bit 7 |     |     |         |         |        |         | bit 0 |

| Legend:         |   |   |                                    |                    |  |  |  |
|-----------------|---|---|------------------------------------|--------------------|--|--|--|
| R = Readable    | bit   | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |  |  |  |
| -n = Value at I | POR   | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |
| bit 15          | NSTDIS: Inter<br>1 = Interrupt r<br>0 = Interrupt r | rrupt Nesting Disable bit<br>nesting is disabled<br>nesting is enabled                  |                                    |                    |  |  |  |
| bit 14-5        | Unimplemen  | ted: Read as '0'  |                                    |                    |  |  |  |
| bit 4           | MATHERR: A<br>1 = Overflow t<br>0 = Overflow t      | withmetic Error Trap Status bit<br>trap has occurred<br>trap has not occurred           |                                    |                    |  |  |  |
| bit 3           | ADDRERR: A<br>1 = Address e<br>0 = Address e        | Address Error Trap Status bit<br>error trap has occurred<br>error trap has not occurred |                                    |                    |  |  |  |
| bit 2           | STKERR: Sta   | ick Error Trap Status bit   |                                    |                    |  |  |  |

| bit 0 | Unimplemented: Read as '0'  |
|-------|---|
|       | <ul><li>1 = Oscillator failure trap has occurred</li><li>0 = Oscillator failure trap has not occurred</li></ul> |
| bit 1 | OSCFAIL: Oscillator Failure Trap Status bit   |
|       | <ol> <li>1 = Stack error trap has occurred</li> <li>0 = Stack error trap has not occurred</li> </ol>            |
|       |   |

**—** 

#### REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |
|        |     |     |     |     |     |     |       |

| U-0   | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|-------|-----|-------|-----|-----|-----|-----|-------|
| —     | —   | T3GIF | —   | —   | —   | —   | —     |
| bit 7 |     |       |     |     |     |     | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | d as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15-6 | Unimplemented: Read as '0'                            |
|----------|---|
| bit 5    | T3GIF: Timer3 External Gate Interrupt Flag Status bit |
|          | 1 = Interrupt request has occurred                    |
|          | 0 = Interrupt request has not occurred                |
|          |   |

bit 4-0 Unimplemented: Read as '0'

#### REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | _   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | U-0 | U-0 | R/W-0                 | R/W-0                 | U-0   |
|-------|-----|-----|-----|-----|-----------------------|-----------------------|-------|
| —     | —   | —   | —   | —   | BCL2IF <sup>(1)</sup> | SSP2IF <sup>(1)</sup> | —     |
| bit 7 |     |     |     |     |                       |                       | bit 0 |

| Legend:           |                  |                                    |                    |  |  |  |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |  |

bit 15-3 Unimplemented: Read as '0'

- bit 2 BCL2IF: MSSP2 I<sup>2</sup>C<sup>™</sup> Bus Collision Interrupt Flag Status bit<sup>(1)</sup> 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SSP2IF: MSSP2 SPI/I<sup>2</sup>C Event Interrupt Flag Status bit<sup>(1)</sup> 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 Unimplemented: Bood os <sup>(0)</sup>
- bit 0 Unimplemented: Read as '0'
- Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

### REGISTER 8-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

| U-0           | R/W-1                      | R/W-0              | R/W-0             | U-0               | U-0              | U-0             | U-0   |  |  |  |
|---------------|----------------------------|--------------------|-------------------|-------------------|------------------|-----------------|-------|--|--|--|
| —             | U1RXIP2                    | U1RXIP1            | U1RXIP0           |                   | —                |                 | —     |  |  |  |
| bit 15        |                            |                    |                   |                   |                  |                 | bit 8 |  |  |  |
|               |                            |                    |                   |                   |                  |                 |       |  |  |  |
| U-0           | U-0                        | U-0                | U-0               | U-0               | R/W-1            | R/W-0           | R/W-0 |  |  |  |
|               | —                          | —                  | —                 | —                 | T3IP2            | T3IP1           | T3IP0 |  |  |  |
| bit 7         |                            |                    |                   |                   |                  |                 | bit 0 |  |  |  |
|               |                            |                    |                   |                   |                  |                 |       |  |  |  |
| Legend:       |                            |                    |                   |                   |                  |                 |       |  |  |  |
| R = Readable  | e bit                      | W = Writable       | bit               | U = Unimplem      | nented bit, read | d as '0'        |       |  |  |  |
| -n = Value at | POR                        | '1' = Bit is set   |                   | '0' = Bit is clea | ared             | x = Bit is unkr | iown  |  |  |  |
|               |                            |                    |                   |                   |                  |                 |       |  |  |  |
| bit 15        | Unimplemen                 | ted: Read as '     | כ'                |                   |                  |                 |       |  |  |  |
| bit 14-12     | U1RXIP<2:0>                | : UART1 Rece       | eiver Interrupt F | Priority bits     |                  |                 |       |  |  |  |
|               | 111 = Interrup             | pt is Priority 7(  | highest priority  | interrupt)        |                  |                 |       |  |  |  |
|               | •                          |                    |                   |                   |                  |                 |       |  |  |  |
|               | •                          |                    |                   |                   |                  |                 |       |  |  |  |
|               | 001 = Interrup             | pt is Priority 1   |                   |                   |                  |                 |       |  |  |  |
|               | 000 = Interru              | pt source is dis   | abled             |                   |                  |                 |       |  |  |  |
| bit 11-3      | Unimplemen                 | ted: Read as '     | כי                |                   |                  |                 |       |  |  |  |
| bit 2-0       | <b>T3IP&lt;2:0&gt;:</b> Ti | imer3 Interrupt    | Priority bits     |                   |                  |                 |       |  |  |  |
|               | 111 = Interrup             | pt is Priority 7 ( | highest priority  | interrupt)        |                  |                 |       |  |  |  |
|               | •                          |                    |                   |                   |                  |                 |       |  |  |  |
|               | •                          |                    |                   |                   |                  |                 |       |  |  |  |
|               | 001 = Interru              | ot is Priority 1   |                   |                   |                  |                 |       |  |  |  |
|               | 000 = Interrup             | ot source is dis   | abled             |                   |                  |                 |       |  |  |  |
|               |                            |                    |                   |                   |                  |                 |       |  |  |  |

#### REGISTER 8-30: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

| R-0             | r.0  | R/\\/_0          | 11_0          | R_0              | R_0              | R-0             | R.0     |  |  |  |
|-----------------|--|------------------|---------------|------------------|------------------|-----------------|---------|--|--|--|
|                 | r  |                  |               |                  |                  |                 |         |  |  |  |
| bit 15          |  |                  |               |                  |                  |                 |         |  |  |  |
| 511 15          |  |                  |               |                  |                  |                 | bit o   |  |  |  |
| U-0             | R-0  | R-0              | R-0           | R-0              | R-0              | R-0             | R-0     |  |  |  |
| _               | VECNUM6  | VECNUM5          | VECNUM4       | VECNUM3          | VECNUM2          | VECNUM1         | VECNUM0 |  |  |  |
| bit 7           |  |                  |               |                  |                  |                 | bit 0   |  |  |  |
|                 |  |                  |               |                  |                  |                 |         |  |  |  |
| Legend:         |  | r = Reserved     | bit           |                  |                  |                 |         |  |  |  |
| R = Readable    | bit  | W = Writable     | bit           | U = Unimpler     | nented bit, read | l as '0'        |         |  |  |  |
| -n = Value at P | OR   | '1' = Bit is set |               | '0' = Bit is cle | ared             | x = Bit is unkr | nown    |  |  |  |
| bit 15          | <ul> <li>it 15</li> <li>CPUIRQ: Interrupt Request from Interrupt Controller CPU bit</li> <li>1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this will happen when the CPU priority is higher than the interrupt priority)</li> <li>0 = No interrupt request is left unacknowledged</li> </ul>   |                  |               |                  |                  |                 |         |  |  |  |
| bit 14          | Reserved: Ma   | aintain as '0'   |               |                  |                  |                 |         |  |  |  |
| bit 13          | <ul> <li>VHOLD: Vector Hold bit</li> <li><u>Allows Vector Number Capture and Changes What Interrupt is Stored in the VECNUM bit:</u></li> <li>1 = VECNUM&lt;6:0&gt; will contain the value of the highest priority pending interrupt, instead of the current interrupt</li> <li>0 = VECNUM&lt;6:0&gt; will contain the value of the last Acknowledged interrupt (last interrupt that has converted with higher priority then the CBL even if other interrupt are pending)</li> </ul> |                  |               |                  |                  |                 |         |  |  |  |
| bit 12          | Unimplement  | ted: Read as '   | כ'            |                  |                  |                 |         |  |  |  |
| bit 11-8        | Unimplemented: Read as '0'<br>ILR<3:0>: New CPU Interrupt Priority Level bits<br>1111 = CPU Interrupt Priority Level is 15<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•<br>•  |                  |               |                  |                  |                 |         |  |  |  |
| bit 7           | Unimplement  | ted: Read as '   | )'<br>)'      |                  |                  |                 |         |  |  |  |
| bit 6-0         | VECNUM<6:0   | D>: Vector Num   | ber of Pendin | g Interrupt bits | 3                |                 |         |  |  |  |
|                 | <pre>VECNUM&lt;6:0&gt;: Vector Number of Pending Interrupt bits 0111111 = Interrupt vector pending is Number 135</pre>   |                  |               |                  |                  |                 |         |  |  |  |
|                 | 0000001 = Interrupt vector pending is Number 9<br>0000000 = Interrupt vector pending is Number 8   |                  |               |                  |                  |                 |         |  |  |  |

#### 8.4 Interrupt Setup Procedures

#### 8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and the type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits, for all enabled interrupt sources, may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

| U-0           | U-0                | U-0                 | U-0                       | U-0                  | U-0                 | U-0                 | U-0                 |  |  |  |  |
|---------------|--------------------|---------------------|---------------------------|----------------------|---------------------|---------------------|---------------------|--|--|--|--|
|               | <u> </u>           |                     | —                         | _                    |                     | —                   | —                   |  |  |  |  |
| bit 15        |                    | •                   |                           |                      |                     |                     | bit 8               |  |  |  |  |
|               |                    |                     |                           |                      |                     |                     |                     |  |  |  |  |
| U-0           | U-0                | R/W-0               | R/W-0                     | R/W-0                | R/W-0               | R/W-0               | R/W-0               |  |  |  |  |
|               | —                  | TUN5 <sup>(1)</sup> | TUN4 <sup>(1)</sup>       | TUN3 <sup>(1)</sup>  | TUN2 <sup>(1)</sup> | TUN1 <sup>(1)</sup> | TUN0 <sup>(1)</sup> |  |  |  |  |
| bit 7         |                    | •                   |                           |                      |                     |                     | bit 0               |  |  |  |  |
|               |                    |                     |                           |                      |                     |                     |                     |  |  |  |  |
| Legend:       |                    |                     |                           |                      |                     |                     |                     |  |  |  |  |
| R = Readable  | e bit              | W = Writable        | bit                       | U = Unimplem         | nented bit, read    | l as '0'            |                     |  |  |  |  |
| -n = Value at | POR                | '1' = Bit is set    |                           | '0' = Bit is cleared |                     | x = Bit is unknown  |                     |  |  |  |  |
|               |                    |                     |                           |                      |                     |                     |                     |  |  |  |  |
| bit 15-6      | Unimplemen         | ted: Read as '      | כ'                        |                      |                     |                     |                     |  |  |  |  |
| bit 5-0       | TUN<5:0>: FI       | RC Oscillator T     | uning bits <sup>(1)</sup> |                      |                     |                     |                     |  |  |  |  |
|               | 011111 <b>= Ma</b> | ximum frequer       | ncy deviation             |                      |                     |                     |                     |  |  |  |  |
|               | 011110             |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | •                  |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | •                  |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | 000001             |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | 000000 <b>=</b> Ce | nter frequency,     | oscillator is ru          | nning at factory     | y calibrated free   | quency              |                     |  |  |  |  |
|               | 111111             |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | •                  |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | •                  |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | 100001             |                     |                           |                      |                     |                     |                     |  |  |  |  |
|               | 100000 = Mir       | nimum frequen       | cy deviation              |                      |                     |                     |                     |  |  |  |  |

#### REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

**Note 1:** Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

## 11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the I/O Ports, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, *"I/O Ports with Peripheral Pin Select (PPS)"* (DS39711). Note that the PIC24F16KL402 family devices do not support Peripheral Pin Select features.

All of the device pins (except VDD and VSS) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

## 11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Data Latch register (LATx), read the latch. Writes to the Data Latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers, that are not valid for a particular device, will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless, regarded as a dedicated port because there is no other competing source of outputs.

#### FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED I/O PORT STRUCTURE



| U-0           | U-0                  | U-0              | U-0            | U-0                                | U-0    | U-0                | U-0     |  |
|---------------|----------------------|------------------|----------------|------------------------------------|--------|--------------------|---------|--|
| —             | —                    | —                | —              | —                                  | —      | —                  |         |  |
| bit 15        |                      |                  |                |                                    |        |                    | bit 8   |  |
|               |                      |                  |                |                                    |        |                    |         |  |
| U-0           | R/W-0                | R/W-0            | R/W-0          | R/W-0                              | R/W-0  | R/W-0              | R/W-0   |  |
| —             | T2OUTPS3             | T2OUTPS2         | T2OUTPS1       | T2OUTPS0                           | TMR2ON | T2CKPS1            | T2CKPS0 |  |
| bit 7         |                      |                  |                |                                    |        |                    | bit 0   |  |
|               |                      |                  |                |                                    |        |                    |         |  |
| Legend:       |                      |                  |                |                                    |        |                    |         |  |
| R = Readable  | e bit                | W = Writable     | bit            | U = Unimplemented bit, read as '0' |        |                    |         |  |
| -n = Value at | POR                  | '1' = Bit is set |                | '0' = Bit is clea                  | ared   | x = Bit is unknown |         |  |
|               |                      |                  |                |                                    |        |                    |         |  |
| bit 15-7      | Unimplemen           | ted: Read as '   | כי             |                                    |        |                    |         |  |
| bit 6-3       | T2OUTPS<3:           | 0>: Timer2 Ou    | tput Postscale | Select bits                        |        |                    |         |  |
|               | 1111 <b>= 1:16</b> F | Postscale        |                |                                    |        |                    |         |  |
|               | 1110 = 1:15 F        | Postscale        |                |                                    |        |                    |         |  |
|               | •                    |                  |                |                                    |        |                    |         |  |
|               | •                    |                  |                |                                    |        |                    |         |  |
|               | 0001 = 1:2 Po        | ostscale         |                |                                    |        |                    |         |  |
|               | 0000 = 1:1 Po        | ostscale         |                |                                    |        |                    |         |  |
| bit 2         | TMR2ON: Tin          | ner2 On bit      |                |                                    |        |                    |         |  |
|               | 1 = Timer2 is        | on               |                |                                    |        |                    |         |  |
| hit 1 0       |                      |                  | k Dracacla Sal | aat hita                           |        |                    |         |  |
| DIL I-U       | 10 - Proscale        |                  | K Prescale Sel | ectons                             |        |                    |         |  |
|               | 01 = Prescale        | eris 4           |                |                                    |        |                    |         |  |
|               | 00 = Prescale        | er is 1          |                |                                    |        |                    |         |  |
|               |                      |                  |                |                                    |        |                    |         |  |

### REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

## REGISTER 17-2: SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C<sup>™</sup> MODE) (CONTINUED)

- BF: Buffer Full Status bit
- In Transmit mode:

bit 0

- 1 = Transmit is in progress, SSPxBUF is full
- 0 = Transmit is complete, SSPxBUF is empty
- In Receive mode:
- 1 = SSPxBUF is full (does not include the  $\overline{ACK}$  and Stop bits)
- 0 = SSPxBUF is empty (does not include the  $\overline{ACK}$  and Stop bits)
- **Note 1:** This bit is cleared on RESET and when SSPEN is cleared.
  - 2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
  - 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

| bit 5 | <b>ADDEN:</b> Address Character Detect bit (bit 8 of the received data = 1)  |
|-------|--|
|       | <ul> <li>1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode is disabled</li> </ul>              |
| bit 4 | RIDLE: Receiver Idle bit (read-only)   |
|       | <ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>  |
| bit 3 | PERR: Parity Error Status bit (read-only)  |
|       | <ul><li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li><li>0 = Parity error has not been detected</li></ul>   |
| bit 2 | FERR: Framing Error Status bit (read-only)   |
|       | <ul><li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li><li>0 = Framing error has not been detected</li></ul> |
| bit 1 | OERR: Receive Buffer Overrun Error Status bit (clear/read-only)  |
|       | 1 = Receive buffer has overflowed  |
|       | 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) will reset<br>the receiver buffer and the RSR to the empty state) |
| bit 0 | URXDA: UARTx Receive Buffer Data Available bit (read-only)   |
|       | <ul> <li>1 = Receive buffer has data; at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>  |

## 23.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Watchdog Timer, High-Level Device Integration and Programming Diagnostics, refer to the individual sections of the "dsPIC33/PIC24 Family Reference Manual" provided below:
   "Watchdog Timer (WDT)" (DS39697)
  - "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725)
  - "Programming and Diagnostics" (DS39716)

PIC24F16KL402 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation
- Factory Programmed Unique ID

## 23.1 Code Protect Security Options

The Boot Segment (BS) and General Segment (GS) are two segments on this device with separate programmable security levels. The Boot Segment, configured via the FBS Configuration register, can have three possible levels of security:

- No Security (BSS = 111): The Boot Segment is not utilized and all addresses in program memory are part of the General Segment (GS).
- Standard Security (BSS = 110 or 101): The Boot Segment is enabled and code-protected, preventing ICSP reads of the Flash memory. Standard security also prevents Flash reads and writes of the BS from the GS. The BS can still read and write to itself.
- High Security (BSS = 010 or 001): The Boot Segment is enabled with all of the security provided by Standard Security mode. In addition, in High-Security mode, there are program flow change restrictions in place. While executing from the GS, program flow changes that attempt to enter the BS (e.g., branch (BRA) or CALL instructions) can only enter the BS at one of the first 32 instruction locations (0x200 to 0x23F). Attempting to jump into the BS at an instruction higher than this will result in an Illegal Opcode Reset.

The General Segment, configured via the FGS Configuration register, can have two levels of security:

- No Security (GSS0 = 1): The GS is not code-protected and can be read in all modes.
- Standard Security (GSS0 = 0): The GS is code-protected, preventing ICSP reads of the Flash memory.

For more detailed information on these Security modes, refer to the *"dsPlC33/PlC24 Family Reference Manual"*, **"CodeGuard™ Security"** (DS70199).

## 23.2 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location, F80000h. A complete list is provided in Table 23-1. A detailed explanation of the various bit functions is provided in Register 23-1 through Register 23-7.

The address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFh), which can only be accessed using Table Reads and Table Writes.

| TABLE 23-1: | <b>CONFIGURATION REGISTERS</b> |
|-------------|--------------------------------|
|             | LOCATIONS                      |

| Configuration<br>Register | Address |
|---------------------------|---------|
| FBS                       | F80000  |
| FGS                       | F80004  |
| FOSCSEL                   | F80006  |
| FOSC                      | F80008  |
| FWDT                      | F8000A  |
| FPOR                      | F8000C  |
| FICD                      | F8000E  |

NOTES:

## 25.0 INSTRUCTION SET SUMMARY

**Note:** This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 25-1 lists the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all of the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

| AC CHARACTERISTICS |                 |  | Standard Operating Conditions: 1.8V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria |     |          |       |   |  |  |  |
|--------------------|-----------------|--|--|-----|----------|-------|---|--|--|--|
| Param<br>No.       | Symbol          | Characteristic                                       | Min.   | Тур | Max.     | Units | Conditions                                  |  |  |  |
|                    |                 | Clock P  | aramete  | ers |          |       |   |  |  |  |
| AD50               | Tad             | A/D Clock Period                                     | 75   | _   | —        | ns    | Tcy = 75 ns, AD1CON3<br>is in default state |  |  |  |
| AD51               | TRC             | A/D Internal RC Oscillator Period                    | _  | 250 | —        | ns    |   |  |  |  |
|                    | Conversion Rate |  |  |     |          |       |   |  |  |  |
| AD55               | TCONV           | Conversion Time                                      | _  | 12  | _        | TAD   |   |  |  |  |
| AD56               | FCNV            | Throughput Rate                                      | —  |     | 500      | ksps  | $AVDD \ge 2.7V$                             |  |  |  |
| AD57               | TSAMP           | Sample Time  | —  | 1   | —        | TAD   |   |  |  |  |
| AD58               | TACQ            | Acquisition Time                                     | 750  | —   | —        | ns    | (Note 2)                                    |  |  |  |
| AD59               | Tswc            | Switching Time from Convert to<br>Sample             | —  |     | (Note 3) | —     |   |  |  |  |
| AD60               | TDIS            | Discharge Time                                       | 0.5  | —   | —        | TAD   |   |  |  |  |
|                    |                 | Clock P  | aramete  | ers |          |       |   |  |  |  |
| AD61               | TPSS            | Sample Start Delay from Setting<br>Sample bit (SAMP) | 2  |     | 3        | TAD   |   |  |  |  |

## TABLE 26-36: A/D CONVERSION TIMING REQUIREMENTS<sup>(1)</sup>

**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).

3: On the following cycle of the device clock.

### 27.2 Package Details

The following sections give the technical details of the packages.

### 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                            |          | INCHES |          |      |  |
|----------------------------|----------|--------|----------|------|--|
| Dimensio                   | n Limits | MIN    | NOM      | MAX  |  |
| Number of Pins             | Ν        |        | 14       | •    |  |
| Pitch                      | е        |        | .100 BSC |      |  |
| Top to Seating Plane       | Α        | -      | -        | .210 |  |
| Molded Package Thickness   | A2       | .115   | .130     | .195 |  |
| Base to Seating Plane      | A1       | .015   | -        | -    |  |
| Shoulder to Shoulder Width | E        | .290   | .310     | .325 |  |
| Molded Package Width       | E1       | .240   | .250     | .280 |  |
| Overall Length             | D        | .735   | .750     | .775 |  |
| Tip to Seating Plane       | L        | .115   | .130     | .150 |  |
| Lead Thickness             | С        | .008   | .010     | .015 |  |
| Upper Lead Width           | b1       | .045   | .060     | .070 |  |
| Lower Lead Width           | b        | .014   | .018     | .022 |  |
| Overall Row Spacing §      | eB       | _      | _        | .430 |  |

#### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

## 20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                            | Units     |      |          |       |
|----------------------------|-----------|------|----------|-------|
| Dimensio                   | on Limits | MIN  | NOM      | MAX   |
| Number of Pins             | Ν         |      | 20       |       |
| Pitch                      | е         |      | .100 BSC |       |
| Top to Seating Plane       | Α         | -    | -        | .210  |
| Molded Package Thickness   | A2        | .115 | .130     | .195  |
| Base to Seating Plane      | A1        | .015 | -        | -     |
| Shoulder to Shoulder Width | E         | .300 | .310     | .325  |
| Molded Package Width       | E1        | .240 | .250     | .280  |
| Overall Length             | D         | .980 | 1.030    | 1.060 |
| Tip to Seating Plane       | L         | .115 | .130     | .150  |
| Lead Thickness             | С         | .008 | .010     | .015  |
| Upper Lead Width           | b1        | .045 | .060     | .070  |
| Lower Lead Width           | b         | .014 | .018     | .022  |
| Overall Row Spacing §      | eB        | -    | -        | .430  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-620-9

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.