



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuns	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08kl301-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC24F16KL402	PIC24F08KL402	PIC24F08KL302	PIC24F16KL401	PIC24F08KL401	PIC24F08KL301
		DC – 3	32 MHz		
16K	8K	8K	16K	8K	8K
5632	2816	2816	5632	2816	2816
1024	1024	1024	1024	1024	1024
512	512	256	512	512	256
31 (27/4)	31 (27/4)	30 (26/4)	31 (27/4)	31 (27/4)	30 (26/4)
	24			18	
2/2	2/2	2/2	2/2	2/2	2/2
3	3	3	3	3	3
1	1	1	1	1	1
23	23	23	17	17	17
2	2	2	2	2	2
2	2	2	2	2	2
12	12	—	12	12	—
2	2	2	2	2	2
		Hardware Tra	aps, Configura		
76	Base Instruc	tions, Multiple	Addressing	Mode Variatio	ns
	PDIP/SSOP/S			DIP/SSOP/SO	
	16K 5632 1024 512 31 (27/4) 7 2/2 3 1 2 2 2 12 2 2 12 2 2 76 76	16K 8K 5632 2816 1024 1024 512 512 31 (27/4) 31 (27/4) PORTA<7:0> PORTB<15:0> 24 2/2 2/2 3 3 1 1 23 23 2 2 12 12 12 12 2 2 POR, BOR, RES REPEAT Instruction, 76 Base Instruct 76 Base Instruct	DC 3	DC 32 MHz 16K 8K 8K 16K 5632 2816 2816 5632 1024 1024 1024 1024 512 512 256 512 31 (27/4) 31 (27/4) 30 (26/4) 31 (27/4) PORTA<7:0> PORTB<15:0> PORT 2/2 2/2 2/2 3 3 3 1 1 1 23 23 23 17 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 17 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	DC 32 MHz 16K 8K 8K 16K 8K 5632 2816 2816 5632 2816 1024 1024 1024 1024 1024 512 512 256 512 512 31 (27/4) 31 (27/4) 30 (26/4) 31 (27/4) 31 (27/4) PORTA<7:0> PORTA<6:0> PORTB<15:12,9:7,

TABLE 1-2: DEVICE FEATURES FOR PIC24F16KL40X/30X DEVICES

		Pin Number	r			
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description
SCK1	15	12	8	I/O	ST	MSSP1 SPI Serial Input/Output Clock
SCL1	12	9	8	I/O	l ² C	MSSP1 I ² C Clock Input/Output
SCLKI	10	7	12	I	ST	Digital Secondary Clock Input
SDA1	13	10	9	I/O	l ² C	MSSP1 I ² C Data Input/Output
SDI1	17	14	11	Ι	ST	MSSP1 SPI Serial Data Input
SDO1	16	13	9	0	_	MSSP1 SPI Serial Data Output
SOSCI	9	6	11	I	ANA	Secondary Oscillator Input
SOSCO	10	7	12	0	ANA	Secondary Oscillator Output
SS1	12	9	12	0	_	SPI1 Slave Select
T1CK	13	10	9	I	ST	Timer1 Clock
ТЗСК	18	15	12	I	ST	Timer3 Clock
T3G	6	3	11	Ι	ST	Timer3 External Gate Input
U1CTS	12	9	8	Ι	ST	UART1 Clear-to-Send Input
U1RTS	13	10	9	0	_	UART1 Request-to-Send Output
U1RX	6	3	12	I	ST	UART1 Receive
U1TX	11	8	11	0	_	UART1 Transmit
ULPWU	3	1	3	I	ANA	Ultra Low-Power Wake-up Input
VDD	20	17	14	Р		Positive Supply for Peripheral Digital Logic and I/O Pins
VREF+	2	19	2	I	ANA	A/D Reference Voltage Input (+)
VREF-	3	20	3	I	ANA	A/D Reference Voltage Input (-)
Vss	19	16	13	Р	_	Ground Reference for Logic and I/O Pins

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C = I^2C^{TM}/SMBus$ input buffer

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24F16KL402 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.4 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS




TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

	чυ.			1 001														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	—	—	—	—	—	—	_	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	—	—	_	_	—	—	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	NVMIF	_	AD1IF	U1TXIF	U1RXIF	_	_	T3IF	T2IF	CCP2IF	_	_	T1IF	CCP1IF	_	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	_	T4IF ⁽¹⁾	_	CCP3IF ⁽¹⁾	_	_	_	_	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF	0000
IFS2	8800		_	_	_		_	_	_	_	_	T3GIF	_	_	_	_	_	0000
IFS3	008A	—	_	_	—	—	_	_	—	—	_	—	_	_	BCL2IF ⁽¹⁾	SSP2IF ⁽¹⁾	—	0000
IFS4	008C	—	_	_	—	_	_	_	HLVDIF	_	_	_	_	_	U2ERIF	U1ERIF	_	0000
IFS5	008E	—	_	_	—	_	_	_	_	_	_	_	_	_	_	_	ULPWUIF	0000
IEC0	0094	NVMIE	_	AD1IE	U1TXIE	U1RXIE	_	_	T3IE	T2IE	CCP2IE	_	_	T1IE	CCP1IE	_	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	—	T4IE ⁽¹⁾	_	CCP3IE ⁽¹⁾	_	_	_	_	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE	0000
IEC2	0098	_	_	-	—	_	_	_	_		_	T3GIE	_	_	_	_	-	0000
IEC3	009A	_	_		—	_	_	_	_		_	_	-	_	BCL2IE ⁽¹⁾	SSP2IE ⁽¹⁾		0000
IEC4	009C	_	_		—	_	_	_	HLVDIE		_	_	-	_	U2ERIE	U1ERIE		0000
IEC5	009E	_	_		—	_	_	_	_		_	_	-	_	_	_	ULPWUIE	0000
IPC0	00A4	—	T1IP2	T1IP1	T1IP0	_	CCP1IP2	CCP1IP1	CCP1IP0	_	_	_	_	_	INT0IP2	INT0IP1	INT0IP0	4404
IPC1	00A6	_	T2IP2	T2IP1	T2IP0	_	CCP2IP2	CCP2IP1	CCP2IP0		_	_	-	_	_	_	-	4400
IPC2	00A8	_	U1RXIP2	U1RXIP1	U1RXIP0	_	_	_	_		_	_	-	_	T3IP2	T3IP1	T3IP0	4004
IPC3	00AA	_	NVMIP2	NVMIP1	NVMIP0	_	_	_	_		AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	00AC	_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0		BCL1IP2	BCL1IP1	BCL1IP0	_	SSP1IP2	SSP1IP1	SS1IP0	4444
IPC5	00AE	_	_	-	—	_	_	_	_		_	_	_	_	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0	_	T4IP2 ⁽¹⁾	T4IP1 ⁽¹⁾	T4IP0 ⁽¹⁾	_	_	_	_		CCP3IP2(1)	CCP3IP1(1)	CCP3IP0(1)	_	—	—	-	4040
IPC7	00B2	_	U2TXIP2	U2TXIP1	U2TXIP0	_	U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0	_	_	_		4440
IPC9	00B6	_	_	-	—	_	_	—	_		T3GIP2	T3GIP1	T3GIP0	_	_	_		0040
IPC12	00BC	_	_	_	—	_	BCL2IP2(1)	BCL2IP1(1)	BCL2IP0(1)		SSP2IP2(1)	SSP2IP1(1)	SSP2IP0(1)	_	_	_		0440
IPC16	00C4	_	_	_	_	_	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	—	_	0440
IPC18	00C8	_	_	_	_	_	_	_	_	_	_	_	_	_	HLVDIP2	HLVDIP1	HLVDIP0	0004
IPC20	00CC	_	_	_	_	_	_	_	_	_	_	_	_	_	ULPWUIP2	ULPWUIP1	ULPWUIP0	0004
INTTREG	00E0	CPUIRQ	r	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

Legend: Note 1:

Legend: — = unimplemented, read as '0', r = reserved. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X family devices; read as '0'.

TABLE 4-8: MSSP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	0200	_	—	_	_		—	—	—			MSSP1 F	Receive Buff	er/Transmit	Register			00xx
SSP1CON1	0202	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP1CON2	0204	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	0206	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	0208	_	_	_	_	_	_	_	_	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000
SSP1ADD	020A	—	_	_	_	_	—	—	_					ter (I ² C™ S Register (I ² 0		ode)		0000
SSP1MSK	020C	_		_	_		_	_			М	SSP1 Addre	ess Mask R	egister (I ² C	Slave Mode	e)		00FF
SSP2BUF ⁽¹⁾	0210	_		_	_		_	_				MSSP2 F	Receive Buff	er/Transmit	Register			00xx
SSP2CON1(1)	0212	_		_	_		_	_		WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2(1)	0214	_	_	_	_		_	_		GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3(1)	0216	_	_	_	—	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT ⁽¹⁾	0218	_	_	_	_	_	_	_	_	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000
SSP2ADD ⁽¹⁾	021A	_	_	_	_	_	—	_	—		MSS			ster (I ² C Sla Register (I ² C		ode)		0000
SSP2MSK ⁽¹⁾	021C	_	-	_	_	_	_	_			М	SSP2 Addre	ess Mask R	egister (I ² C	Slave Mode	e)		00FF

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X family devices; read as '0'.

TABLE 4-9: UART REGISTER MAP

IADLL 4	J .	UANT																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_		_				UART1	Transmit R	egister				xxxx
U1RXREG	0226	_	_	_	_	_		_				UART1	Receive Re	egister				0000
U1BRG	0228							Baud Ra	ate Genera	tor Prescaler	Register							0000
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_		_				UART2	Transmit R	egister				xxxx
U2RXREG	0236	_	_	_	_	_		_				UART2	Receive Re	egister				0000
U2BRG	0238							Baud Ra	ate Genera	tor Prescaler	Register							0000


Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

A	Access	Program Space Address							
Access Type	Space	<23>	<22:16>	<15>	<0>				
Instruction Access	User	0			0				
(Code Execution)			0xx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT	User	TBI	_PAG<7:0>		Data EA<15:0>				
(Byte/Word Read/Write)		د0	xxx xxxx	XXXX XXXX XXXX XXXX					
	Configuration	TBI	_PAG<7:0>	Data EA<15:0>					
Program Space Visibility (Block Remap/Read)		12	xxx xxxx	xxxx xxxx xxxx xxxx					
	User	0	PSVPAG<7:	7:0>(2) Data EA<14:0>(1)					
		0	XXXX XXX	xx					

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) on PIC24F16KL402 family devices.





6.4.3 READING THE DATA EEPROM

To read a word from data EEPROM, the Table Read instruction is used. Since the EEPROM array is only 16 bits wide, only the TBLRDL instruction is needed. The read operation is performed by loading TBLPAG and WREG with the address of the EEPROM location followed by a TBLRDL instruction.

A typical read sequence using the Table Pointer management (builtin_tblpage and builtin_tbloffset) and Table Read (builtin_tblrdl) procedures from the C30 compiler library is provided in Example 6-5.

Program Space Visibility (PSV) can also be used to read locations in the data EEPROM.

EXAMPLE 6-5: READING THE DATA EEPROM USING THE TBLRD COMMAND

<pre>intattribute ((space(eedata))) eeData = 0x1234;</pre>	// Global variable located in EEPROM
int data;	// Data read from EEPROM
unsigned int offset;	
<pre>// Set up a pointer to the EEPROM location to be en TBLPAG =builtin_tblpage(&eeData); offset =builtin_tbloffset(&eeData); data =builtin_tblrdl(offset);</pre>	rased // Initialize EE Data page pointer // Initizlize lower word of address // Write EEPROM data to write latch

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	1 = Interr	Interrupt Nesting Disable bit upt nesting is disabled upt nesting is enabled							
bit 14-5 bit 4	MATHER	mented: Read as '0' R: Arithmetic Error Trap Status flow trap has occurred flow trap has not occurred	bit						
bit 3 ADDRERR: Address Error Trap Status bi 1 = Address error trap has occurred 0 = Address error trap has not occurred			it						
bit 2 STKERR: Stack Error Trap Status bit									

	 1 = Stack error trap has occurred 0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

—

R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0		
U2TXIE ⁽¹⁾	U2RXIE ⁽¹⁾	INT2IE	—	T4IE ⁽¹⁾	—	CCP3IE ⁽¹⁾	_		
bit 15							bit		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own		
bit 15		T2 Transmitter		ble bit ⁽¹⁾					
		equest is enab equest is not e							
bit 14	•	RT2 Receiver Ir		- hit(1)					
		request is enab	-	e bit					
		equest is not e							
bit 13	INT2IE: Exter	nal Interrupt 2	Enable bit						
		equest is enab							
		0 = Interrupt request is not enabled							
bit 12	Unimplemented: Read as '0' T4IE: Timer4 Interrupt Enable bit ⁽¹⁾								
bit 11		•							
		equest is enab equest is not e							
bit 10	-	ted: Read as '							
bit 9	-			pt Enable bit ⁽¹⁾					
	-	equest is enab							
	0 = Interrupt r	equest is not e	nabled						
bit 8-5	-	ted: Read as '							
bit 4		nal Interrupt 1							
		equest is enab							
bit 3	-	equest is not e hange Notifica		Enable bit					
DIL 3		request is enab							
		equest is not e							
bit 2	CMIE: Compa	arator Interrupt	Enable bit						
		equest is enab							
		equest is not e							
bit 1				rupt Enable bit					
		equest is enab equest is not e							
bit 0		SP1 SPI/I ² C Ev		nable bit					
		request is enab							
		equest is not e							
Note 1. Th	lese hits are un	implemented o	n PIC24FXXK	L10X and PIC2	4FXXKI 20X d	levices			

REGISTER 8-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	—	—	—	—	—	—	HLVDIE	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
		<u> </u>		—	U2ERIE ⁽¹⁾	U1ERIE		
bit 7							bit 0	
Legend:								
R = Readal	ble bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			
bit 15-9	Unimplemer	nted: Read as '	0'					
bit 8	HLVDIE: Hig	h/Low-Voltage	Detect Interrup	ot Enable bit				
		request is enat						
	•	request is not e						
bit 7-3	Unimplemer	nted: Read as '	0'					
bit 2	U2ERIE: UA	RT2 Error Inter	rupt Enable bit	(1)				
		1 = Interrupt request is enabled						
	•	0 = Interrupt request is not enabled						
bit 1		RT1 Error Inter	•					
		request is enab request is not e						
bit 0		nted: Read as '						

Note 1: This bit is unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	—
bit 15				-			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	ULPWUIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
<u>.</u>							
bit 15-1	Unimpleme	nted: Read as '	o'				
L:1 0			A				

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable Bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T2IP2	T2IP1	T2IP0	_	CCP2IP2	CCP2IP1	CCP2IP0
bit 15						1	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_		—	_		_
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	oit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as ')'				
bit 14-12	T2IP<2:0>: ⊺	ïmer2 Interrupt	Priority bits				
	111 = Interru	pt is Priority 7 (nighest priorit	y interrupt)			
	•						
	•						
	•						
		pt is Priority 1					
	000 = Interru	pt source is dis					
bit 11	000 = Interru Unimplemen	pt source is dis ited: Read as '()'				
bit 11 bit 10-8	000 = Interru Unimplemen CCP2IP<2:0:	pt source is dis ited: Read as '(>: Capture/Corr)' pare/PWM2 I		/ bits		
	000 = Interru Unimplemen CCP2IP<2:0:	pt source is dis ited: Read as '()' pare/PWM2 I		/ bits		
	000 = Interru Unimplemen CCP2IP<2:0:	pt source is dis ited: Read as '(>: Capture/Corr)' pare/PWM2 I		∕ bits		
	000 = Interru Unimplemen CCP2IP<2:0:	pt source is dis ited: Read as '(>: Capture/Corr)' pare/PWM2 I		/ bits		
	000 = Interru Unimplemen CCP2IP<2:0: 111 = Interru • • 001 = Interru	pt source is dis ited: Read as '(>: Capture/Com pt is Priority 7 (pt is Priority 1	^{)'} pare/PWM2 I nighest priorit		/ bits		
	000 = Interru Unimplemen CCP2IP<2:0: 111 = Interru • 001 = Interru 000 = Interru	pt source is dis ited: Read as '(>: Capture/Com pt is Priority 7 ()	₎ ' pare/PWM2 I nighest priorit abled		∕ bits		

REGISTER 8-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 8-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0				
bit 15			1				bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	BCL1IP2	BCL1IP1	BCL1IP0		SSP1IP2	SSP1IP1	SSP1IP0				
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as ')'								
bit 14-12	CNIP<2:0>:	Input Change N	otification Inte	rrupt Priority bit	S						
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
		001 = Interrupt is Priority 1									
	000 = Interrupt source is disabled										
bit 11	Unimplemented: Read as '0'										
bit 10-8		Comparator Inte									
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
		pt is Priority 1									
		pt source is dis									
bit 7	•	nted: Read as '									
bit 6-4				Interrupt Priori	ty bits						
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
		pt is Priority 1									
		pt source is dis									
bit 3	-	nted: Read as '									
bit 2-0				rupt Priority bits	3						
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)							
	•										
	•										
	•										
		pt is Priority 1 pt source is dis									

REGISTER 8-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
l egend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •
- •

• 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM	PCIE	SCIE	BOEN ⁽¹⁾	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8 bit 7 bit 6	ACKTIM: Ack	l mode.	e Status bit (I ² C pt Enable bit (I				
	Unused in SP		pr Enable bit (i	C mode only)			
bit 5	SCIE: Start Co Unused in SP		pt Enable bit (I	² C mode only)			
bit 4	In SPI Slave r 1 = SSPxBUI 0 = If a new l	F updates ever	able bit ⁽¹⁾ y time that a ne d with the BF b is set and the	it of the SSPxS	STAT register a		SSPOV bit c
bit 3		x Hold Time Se	election bit (I ² C	-			
bit 2	SBCDE: Slave Mode Bus Collision Detect Enable bit (I ² C Slave mode only)						
bit 1	Unused in SPI mode. AHEN: Address Hold Enable bit (I ² C Slave mode only) Unused in SPI mode.						
bit 0	DHEN: Data Hold Enable bit (Slave mode only) Unused in SPI mode.						

REGISTER 17-6: SSPxCON3: MSSPx CONTROL REGISTER 3 (SPI MODE)

Note 1: For daisy-chained SPI operation: Allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware-controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

18.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the UxBCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

REGISTER 19-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	OFFCAL ⁽¹⁾		CSCNA	—	—
bit 15							bit 8

R-x	U-0	R/W-0	R/W-0	R/W-0	R/W-0	r-0	R/W-0
r	—	SMPI3	SMPI2	SMPI1	SMPI0	r	ALTS
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

VCFG<2:0>	VR+	VR-
000	AVdd	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVDD	AVss

bit 12	OFFCAL: Offset Calibration bit ⁽¹⁾		
	1 = Conversions to get the offset calibration value		

0 =Conversions to get the actual input value

- bit 11 Unimplemented: Read as '0'
- bit 10 CSCNA: Scan Input Selections for MUX A Input Multiplexer bit
 - 1 = Scans inputs
 - 0 = Does not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 Reserved: Ignore this value
- bit 6 Unimplemented: Read as '0'
- bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits
 - 1111 =
 - Reserved, do not use (may cause conversion data loss)
 - - 0010 = 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence
 - 0000 = Interrupts at the completion of conversion for each sample/convert sequence
- bit 1 **Reserved:** Always maintain as '0'
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses MUX A input multiplexer settings for the first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
 0 = Always uses MUX A input multiplexer settings
- **Note 1:** When the OFFCAL bit is set, inputs are disconnected and tied to AVss. This sets the inputs of the A/D to zero. Then, the user can perform a conversion. Use of the Calibration mode is not affected by AD1PCFG contents nor channel input selection. Any analog input switches are disconnected from the A/D Converter in this mode. The conversion result is stored by the user software and used to compensate subsequent conversions. This can be done by adding the two's complement of the result obtained with the OFFCAL bit set to all normal A/D conversions.

NOTES:

REGISTER 20-1: CMxCON: COMPARATOR x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0			
CON	COE	CPOL	CLPWR		_	CEVT	COUT			
bit 15							bit			
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
EVPOL1	⁽¹⁾ EVPOL0 ⁽¹⁾		CREF		_	CCH1	CCH0			
bit 7							bit			
Legend:										
R = Reada	abla hit	W = Writable	hit		montod hit roo	d aa '0'				
					nented bit, rea					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	CON: Compa	arator Enable b	it							
	•									
		 1 = Comparator is enabled 0 = Comparator is disabled 								
bit 14	COE: Compa	arator Output E	nable bit							
			esent on the C	KOUT pin						
	-	ator output is in	-							
bit 13			Polarity Select b	bit						
		1 = Comparator output is inverted								
	-	 0 = Comparator output is not inverted CLPWR: Comparator Low-Power Mode Select bit 								
bit 12		•								
		 Comparator operates in Low-Power mode Comparator does not operate in Low-Power mode 								
bit 11-10		Unimplemented: Read as '0'								
bit 9	CEVT: Comparator Event bit									
DIL 9	•	1 = Comparator event defined by EVPOL<1:0> has occurred; subsequent triggers and interrupts and								
		until the bit is o	•		,					
	0 = Compara	ator event has i	not occurred							
bit 8	COUT: Comp	parator Output l	pit							
		When CPOL = 0:								
		$1 = V_{IN+} > V_{IN-}$								
		$0 = V_{\rm IN} + \langle V_{\rm IN} - V_{\rm IN} \rangle$								
		$\frac{\text{When CPOL} = 1:}{1 = \text{VIN} + \text{VIN}}$								
	0 = VIN + > V									
bit 7-6	EVPOL<1:0>	. Trigger/Even	t/Interrupt Polar	ity Select bits ⁽	1)					
		EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits ⁽¹⁾ 11 = Trigger/event/interrupt is generated on any change of the comparator output (while CEVT = 0)								
		10 = Trigger/event/interrupt is generated on the high-to-low transition of the comparator output								
		 01 = Trigger/event/Interrupt is generated on the low-to-high transition of the comparator output 00 = Trigger/event/interrupt generation is disabled 								
L:4 C		•	•	lisabled						
oit 5	-	nted: Read as '			0					
bit 4	-		ce Select bits (I	-						
			nects to the inte nects to the CxI		onage					
Note 1:	If EVPOL<1:0> is	s set to a value	other than '00',	the first interr	upt generated	will occur on an	y transition c			
	COUT, regardles bits setting.									

2: Unimplemented on 14-pin (PIC24FXXKL100/200) devices.

DC CHARACTERISTICS							
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions			
Power-Down Curre	nt (IPD)						
DC60	0.01	0.20	μA	-40°C			
	0.03	0.20	μA	+25°C	1.8V		
	0.06	0.87	μA	+60°C			
	0.20	1.35	μA	+85°C		Sleep Mode ⁽²⁾	
	_	8.00	μA	+125°C			
	0.01	0.54	μA	-40°C	3.3V		
	0.03	0.54	μA	+25°C			
	0.08	1.68	μA	+60°C			
	0.25	2.45	μA	+85°C			
		10.00	μA	+125°C			


Т

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-140B Sheet 1 of 2