

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Decans	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08kl302-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number	r				
Function	Function 20-Pin PDIP/ 20-Pin SSOP/ QFN TSSOP SOIC		I/O	Buffer	Description		
SCK1	15	12	8	I/O	ST	MSSP1 SPI Serial Input/Output Clock	
SCL1	12	9	8	I/O	l <sup>2</sup> C	MSSP1 I <sup>2</sup> C Clock Input/Output	
SCLKI	10	7	12	I	ST	Digital Secondary Clock Input	
SDA1	13	10	9	I/O	l <sup>2</sup> C	MSSP1 I <sup>2</sup> C Data Input/Output	
SDI1	17	14	11	Ι	ST	MSSP1 SPI Serial Data Input	
SDO1	16	13	9	0	_	MSSP1 SPI Serial Data Output	
SOSCI	9	6	11	I	ANA	Secondary Oscillator Input	
SOSCO	10	7	12	0	ANA	Secondary Oscillator Output	
SS1	12	9	12	0	_	SPI1 Slave Select	
T1CK	13	10	9	I	ST	Timer1 Clock	
ТЗСК	18	15	12	I	ST	Timer3 Clock	
T3G	6	3	11	Ι	ST	Timer3 External Gate Input	
U1CTS	12	9	8	Ι	ST	UART1 Clear-to-Send Input	
U1RTS	13	10	9	0	_	UART1 Request-to-Send Output	
U1RX	6	3	12	I	ST	UART1 Receive	
U1TX	11	8	11	0	_	UART1 Transmit	
ULPWU	3	1	3	I	ANA	Ultra Low-Power Wake-up Input	
VDD	20	17	14	Р		Positive Supply for Peripheral Digital Logic and I/O Pins	
VREF+	2	19	2	I	ANA	A/D Reference Voltage Input (+)	
VREF-	3	20	3	I	ANA	A/D Reference Voltage Input (-)	
Vss	19	16	13	Р	_	Ground Reference for Logic and I/O Pins	

#### **TABLE 1-5:** PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer  $I^2C = I^2C^{TM}/SMBus$  input buffer

### 2.4 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin Input Voltage High (VIH) and Input Voltage Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx) pins, programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 24.0 "Development Support**".

### 2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-3. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

### FIGURE 2-3: S

#### B: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

**REGISTER 7-1:** 

RCON: RESET CONTROL REGISTER<sup>(1)</sup>

R/W-0	0 R/W-0	R/W-0 <sup>(3)</sup>	U-0	U-0	U-0	R/W-0	R/W-0
TRAP	R IOPUWR	SBOREN	_	—	_	CM	PMSLP
bit 15							bit 8
R/W-0	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	R SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:			:4		a a material in the second		
R = Read		W = Writable b	IT	•	nented bit, read		
-n = Valu	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	TRAPR. Tra	p Reset Flag bit					
bit io		Conflict Reset has	occurred				
		Conflict Reset has		b			
bit 14	IOPUWR: III	egal Opcode or L	Jninitialized V	V Access Reset	Flag bit		
	1 = An illega	al opcode detecti	on, an illegal	address mode	or an Uninitial	ized W register	r is used as an
		Pointer and cau					
	-	al opcode or Unin		-	is not occurred		
bit 13		oftware Enable/D		R bit <sup>(3)</sup>			
		urned on in softw urned off in softw					
bit 12-10	Unimpleme	nted: Read as '0					
bit 9	CM: Configu	ration Word Misn	natch Reset I	Flag bit			
		uration Word Mis					
	•	uration Word Mis			ed		
bit 8		gram Memory Po	•	•			
		memory bias vo memory bias vo					
h:+ 7		mal Reset (MCLF			y Sleep		
bit 7		r Clear (pin) Rese	,	ed			
		r Clear (pin) Rese					
bit 6	SWR: Softwa	are Reset (Instru	ction) Flag bi	t			
		instruction has t					
		r instruction has r					
bit 5	SWDTEN: S	oftware Enable/D	Disable of WE	)T bit <sup>(2)</sup>			
	1 = WDT is e						
1.11.4	0 = WDT is 0						
bit 4		chdog Timer Time	-				
		e-out has occurre					
Note 1.	All of the Depart	tatua hita may ha	act or closer	d in coffword C	atting one of th	ana hita in aaft	wara daga nat
Note 1:	All of the Reset s cause a device F	•	set of cleare	eu în soitware. S	beaung one of th	IESE DIIS IN SOT	ware upes not
2:	If the FWDTEN (		is '1' (unprog	rammed), the V	VDT is always o	enabled, regard	dless of the
	SWDTEN bit set	-		,-			
3.	The SBOREN bi	it is forced to '0' v	vhen disabler	d by the Config	iration hits BO	REN<1.0> (FP	POR<1.0>

**3:** The SBOREN bit is forced to '0' when disabled by the Configuration bits, BOREN<1:0> (FPOR<1:0>). When the Configuration bits are set to enable SBOREN, the default Reset state will be '1'.

#### FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE

	Reset – GOTO Address Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 	000002h 000004h 0000014h 000007Ch 00007Ch	
	Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 — — Interrupt Vector 52 Interrupt Vector 53	000014h 00007Ch	
	Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
<b>x</b>	Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 — — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 — — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 — — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Reserved Interrupt Vector 0 Interrupt Vector 1 — — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Interrupt Vector 0 Interrupt Vector 1 — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Interrupt Vector 1 — — — Interrupt Vector 52 Interrupt Vector 53	00007Ch	
	Interrupt Vector 52		
	Interrupt Vector 53		· · · · · · · · · · · · · · · · ·
		00007Eh	Interrupt Vector Table (IVT) <sup>(1)</sup>
	Interrupt Vector 54 —		
	_	000080h	
	_		
	—		
	Interrupt Vector 116	0000FCh	
	Interrupt Vector 117	0000FEh	
	Reserved	000100h	
	Reserved	000102h	
	Reserved		
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1		
	—		Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
			, ,
	_		
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017Eh	
	Interrupt Vector 54	000180h	
	—		
	—		
¥	—		
	Interrupt Vector 116		
	Interrupt Vector 117	0001FEh	
	Start of Code	000200h	
		-	

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

#### TABLE 8-1:TRAP VECTOR DETAILS

### TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

	Vector	IVT Address	AIVT Address	Inte	rrupt Bit Locat	ions
Interrupt Source	Number	IVI Address AIVI Address		Flag	Enable	Priority
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
MSSP1 Bus Collision Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
MSSP1 SPI or I <sup>2</sup> C™ Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
MSSP2 Bus Collision Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
MSSP2 SPI or I <sup>2</sup> C Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
HLVD (High/Low-Voltage Detect)	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC17<2:0>
NVM (NVM Write Complete)	15	000032h	000132h	IFS0<15>	IEC0<15>	IPC3<14:12>
CCP1/ECCP1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
CCP2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
CCP3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>
Timer3 Gate External Count	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>
ULPW (Ultra Low-Power Wake-up)	80	0000B4h	0001B4h	IFS5<0>	IEC5<0>	IPC20<2:0>

#### REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:				
R = Reada	R = Readable bit W = Writable bit		U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = Interr	Interrupt Nesting Disable bit upt nesting is disabled upt nesting is enabled		
bit 14-5 bit 4	MATHER	mented: Read as '0' R: Arithmetic Error Trap Status flow trap has occurred flow trap has not occurred	bit	
bit 3	1 = Addre	R: Address Error Trap Status b ess error trap has occurred ess error trap has not occurred	it	
bit 2	STKERR	: Stack Error Trap Status bit		

	<ol> <li>1 = Stack error trap has occurred</li> <li>0 = Stack error trap has not occurred</li> </ol>
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	<ul><li>1 = Oscillator failure trap has occurred</li><li>0 = Oscillator failure trap has not occurred</li></ul>
bit 0	Unimplemented: Read as '0'

**—** 

### REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
NVMIF	_	AD1IF	U1TXIF	U1RXIF			T3IF
bit 15							bit 8
	5444.6			5444			5444.6
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
T2IF	CCP2IF	—	—	T1IF	CCP1IF	—	INTOIF
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
bit 15	NVMIF: NVM	I Interrupt Flag	Status bit				
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 14	-	ted: Read as '					
bit 13	<b>AD1IF:</b> A/D (	Conversion Cor	nplete Interrup	t Flag Status bit	t		
		request has oc					
h:1 40	-	request has no		Otatus hit			
bit 12		RT1 Transmitter		Status bit			
		request has no					
bit 11	-	RT1 Receiver In		tatus bit			
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 10-9	Unimplemer	ted: Read as '	0'				
bit 8	T3IF: Timer3	Interrupt Flag	Status bit				
	•	request has oc					
=		request has no					
bit 7		Interrupt Flag					
		request has oc request has no					
bit 6		-		ot Flag Status b	it		
	•	request has oc					
	0 = Interrupt	request has no	t occurred				
bit 5-4	Unimplemer	ted: Read as '	0'				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	•	request has oc request has no					
bit 2	-	-		ot Flag Status b	it (ECCP1 on F	PIC24FXXKL40	)X devices)
	1 = Interrupt	request has oc	curred	0	Υ.		,
L:1 4	-	request has no					
bit 1	-	ted: Read as '					
bit 0		rnal Interrupt 0 request has oc	-				

#### REGISTER 8-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
l egend:							

Legend.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •
- •

• 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

#### REGISTER 8-28: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•
001 = Interrupt is Priority 1
000 = Interrupt source is disabled

### REGISTER 8-29: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	iown	
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7		•	•	4		•	bit (
_		_			ULPWUIP2	ULPWUIP1	ULPWUIP0
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
bit 15			•			•	bit
_	—	—	—	—	—	—	_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

bit 15-3 Unimplemented: Read as '0'

bit 6-4 ULPWUIP<2:0>: Ultra Low-Power Wake-up Interrupt Priority bits

111 = Interrupt is Priority 7 (highest priority interrupt)

.

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—			—	_		_	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	T3OSCEN	T3SYNC		TMR3ON	
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unk	nown	
bit 15-8	Unimplemen	ted: Read as '	0'					
bit 7-6	TMR3CS<1:0	>: Timer3 Cloc	k Source Sele	ct bits				
		wer RC Oscillat						
		clock source (	( /	CON<3>)				
		on clock (Fosc						
	00 = System	clock (Fosc)(1)						
bit 5-4	T3CKPS<1:0	>: Timer3 Inpu	t Clock Presca	le Select bits				
	11 = 1:8 Pres							
	10 = 1:4 Pres							
	01 = 1:2 Pres							
bit 3		imer3 Oscillato	r Enable hit					
bit o				is a clock source	2			
		ital input pin is						
bit 2	T3SYNC: Tim	ner3 External C	lock Input Syn	chronization Co	ntrol bit			
	When TMR30	<u> CS&lt;1:0&gt; = 1x:</u>						
		synchronize th						
	0 = Synchronizes the external clock input <sup>(2)</sup>							
	<u>When TMR3CS&lt;1:0&gt; = <math>0x</math>:</u> This bit is ignored; Timer3 uses the internal clock.							
	-			I CIOCK.				
	Unimplemented: Read as '0'							
	TMR30N: Timer3 On bit							
bit 1 bit 0	-							

#### features.

2: This option must be selected when the timer will be used with ECCP/CCP.

#### REGISTER 17-10: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_			SDO2DIS <sup>(1)</sup>	SCK2DIS <sup>(1)</sup>	SDO1DIS	SCK1DIS	
pit 15							bit	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		<u> </u>	—			_	_	
bit 7							bit (	
Legend:								
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'		
n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	
bit 15-12	Unimplemen	ted: Read as '0	)'					
pit 11	SDO2DIS: M	SSP2 SDO2 Pii	n Disable bit <sup>(1)</sup>					
		output data (SD	· ·	•				
		output data (SD	,	2 is output to th	e pin			
oit 10		SSP2 SCK2 Pir						
		clock (SCK2) of clock (SCK2) of			1			
oit 9		SSP1 SDO1 Pi						
				1 to the nin is d	isabled			
	<ul> <li>1 = The SPI output data (SDO1) of MSSP1 to the pin is disabled</li> <li>0 = The SPI output data (SDO1) of MSSP1 is output to the pin</li> </ul>							
oit 8	SCK1DIS: MS	SCK1DIS: MSSP1 SCK1 Pin Disable bit						
	1 = The SPI	clock (SCK1) of	MSSP1 to the	e pin is disabled	t			
	0 = The SPI	clock (SCK1) of	MSSP1 is ou	tput to the pin				
oit 7-0	Unimplemen	ted: Read as '0	)'					

**Note 1:** These bits are implemented only on PIC24FXXKL40X/30X devices.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>
UARTEN	ı —	USIDL	IREN <sup>(1)</sup>	RTSMD		UEN1	UEN0
bit 15							bit 8
R/C-0, H0		R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Legend:		C = Clearable	hit		re Clearable bi	+	
R = Reada	ble hit	W = Writable b			nented bit, read		
-n = Value		'1' = Bit is set	nt -	'0' = Bit is cle		x = Bit is unkn	own
					arca		OWIT
bit 15	UARTEN: UA	ARTx Enable bit					
		s enabled; all U/	ARTx pins are	controlled by l	JARTx as defin	ed by UEN<1:0	)>
		s disabled; all U					
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	USIDL: UAR	Tx Stop in Idle M	lode bit				
		nues module op			lle mode		
		es module opera					
bit 12		Encoder and De oder and decod					
		oder and decod					
bit 11		de Selection for					
	1 = UxRTS p	oin is in Simplex	mode				
	•	oin is in Flow Co					
bit 10	-	ted: Read as '0					
bit 9-8		JARTx Enable b					
	10 = UxTX, 01 = UxTX,	UxRX and UxB( UxRX, UxCTS a UxRX and UxR and UxRX pins a ches	and UxRTS pir	ns are enabled nabled and use	an <u>d used</u> d; UxCTS pin is	s controlled by	oort latches
bit 7		e-up on Start Bit	-	, i			
	cleared i	will continue to n hardware on t			rupt is generate	ed on the fallin	ig edge, bit is
bit 6		-up is enabled ARTx Loopback	Mada Salaat I	hit			
		Loopback mode		UIL			
		k mode is disab					
bit 5	ABAUD: Auto	o-Baud Enable I	bit				
	cleared i	baud rate meas n hardware upo e measurement	n completion		er – requires re	ception of a Sy	nc field (55h);
bit 4		eive Polarity Inve		oompiotou			
	1 = UxRX IdI	-					
	0 = UxRX Idl						
	This feature is is Bit availability de			G mode (BRGH	<b>I</b> = 0).		

### REGISTER 18-1: UxMODE: UARTx MODE REGISTER

NOTES:

### 21.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Comparator Voltage Reference, refer to the "dsPIC33/PIC24 Family Reference Manual", "Comparator Voltage Reference Module" (DS39709).

### 21.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides a range of output voltages, with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



### FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

#### REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	_	_	—	_
bit 15							bit 8
DAMO		DAMA	DAMA	D 444 0	DAMA	DAMA	DAALO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	Unimpleme	nted: Read as '0	)'				
bit 7		mparator Voltage		Enable bit			
		circuit is powered					
1.1.0		circuit is powered		1.11			
bit 6		mparator VREF C	•				
		voltage level is o voltage level is d			nin		
bit 5		•		•			
	<ul> <li>CVRSS: Comparator VREF Source Selection bit</li> <li>1 = Comparator reference source, CVRsRc = VREF+ – VREF-</li> </ul>						
		ator reference se					
bit 4-0	<b>CVR&lt;4:0&gt;:</b> Comparator VREF Value Selection $0 \le CVR<4:0> \le 31$ bits						
	When CVRS						
		EF-) + (CVR<4:0	)>/32) • (VREF	+ – Vref-)			
	When CVRS		(00) (A) (	() (2.2)			
	UVREF = (AV	′ss) + (CVR<4:0	>/32) • (AVDD	– AVSS)			

R/P-0	R/P-0	R/P-1	R/P-1	R/P-1	R/P-0	R/P-1	R/P-1	
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	P = Program	nable bit	U = Unimplem	ented bit, read	as '0'		
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	Iown	
bit 7-6	FCKSM<1:0>	Clock Switch	ing and Monito	r Selection Con	figuration bits			
		0	•	Clock Monitor is				
		0		Clock Monitor is				
		0		Clock Monitor is				
bit 5				election Configu				
		•	•	igh-power opera				
bit 4-3			0	uency Range C		te.		
DIL 4-3				frequency is gre	0			
				frequency is be				
				frequency is les				
	00 = Reserve	ed; do not use						
bit 2	OSCIOFNC:	CLKO Enable	Configuration b	it				
	1 = CLKO output signal is active on the OSCO pin; primary oscillator must be disabled or config							
for the External Clock mode (EC) for the CLKO to be active (POSCMD<1:0> = 11 or 00						or 00)		
		Itput is disable						
bit 1-0		•	scillator Configu	iration bits				
		Oscillator mod						
		llator mode is a						
	01 = XT Oscillator mode is selected							

#### REGISTER 23-4: FOSC: OSCILLATOR CONFIGURATION REGISTER

00 = External Clock mode is selected

### 25.0 INSTRUCTION SET SUMMARY

**Note:** This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 25-1 lists the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all of the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

DC CHARACTERISTICS				<b>Operating C</b> temperature		<b>/ to 3.6V</b> +85°C for Industrial +125°C for Extended	
Parameter No.	Typical <sup>(1)</sup>	Max	Units		Con	ditions	
Power-Down Curre	nt (IPD)						
DC60	0.01	0.20	μA	-40°C			
	0.03	0.20	μA	+25°C			
	0.06	0.87	μA	+60°C	1.8V	1.8V	
	0.20	1.35	μA	+85°C			
	_	8.00	μA	+125°C		Sleep Mode <sup>(2)</sup>	
	0.01	0.54	μA	-40°C		Sleep Mode '	
	0.03	0.54	μA	+25°C			
	0.08	1.68	μA	+60°C	3.3V		
	0.25	2.45	μA	+85°C			
		10.00	μA	+125°C			

#### Т

**Note 1:** Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled

### 27.0 PACKAGING INFORMATION

### 27.1 Package Marking Information



Legend:	XXX Y YY WW NNN @3	Product-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	will be	event the full Microchip part number cannot be marked on one line, it carried over to the next line, thus limiting the number of available ters for customer-specific information.

© 2011-2013 Microchip Technology Inc.

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2