E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Detuils	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08kl302-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams: PIC24FXXKL301/401



Pin Diagrams: PIC24FXXKL10X/20X



4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address, as shown in Figure 4-2.

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h, with the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables (IVT), located from 000004h to 0000FFh and 000104h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the Interrupt Vector Tables is provided in **Section 8.1** "Interrupt Vector Table (IVT)".

4.1.3 DATA EEPROM

In the PIC24F16KL402 family, the data EEPROM is mapped to the top of the user program memory space, starting at address, 7FFE00, and expanding up to address, 7FFFF.

The data EEPROM is organized as 16-bit wide memory and 256 words deep. This memory is accessed using Table Read and Table Write operations, similar to the user code memory.

4.1.4 DEVICE CONFIGURATION WORDS

Table 4-1 provides the addresses of the device Configuration Words for the PIC24F16KL402 family. Their location in the memory map is shown in Figure 4-1.

For more information on device Configuration Words, see **Section 23.0 "Special Features"**.

TABLE 4-1: DEVICE CONFIGURATION WORDS FOR PIC24F16KL402 FAMILY DEVICES

Configuration Words	Configuration Word Addresses
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw Address	most significant wo	ord I	east significant wo	rd	PC Address (Isw Address)
	23	16	8	0	
000001h	0000000				000000h
000003h	0000000				000002h
000005h	0000000				000004h
000007h	0000000				000006h
			\sim		
	Program Memory 'Phantom' Byte (read as '0')	Instruc	tion Width		

IABLE 4-4: ICN REGISTER MAP	TABLE 4-4:	ICN REGISTER MAP
-----------------------------	------------	------------------

		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	D:4 7					1			All
		(4)						2.10	DILO	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Resets
'	030 011	15PDE ⁽¹⁾	CN14PDE ⁽¹⁾	CN13PDE ⁽¹⁾	CN12PDE	CN11PDE	—	CN9PDE ⁽²⁾	CN8PDE	CN7PDE ⁽²⁾	CN6PDE(1)	CN5PDE ⁽¹⁾	CN4PDE ⁽¹⁾	CN3PDE	CN2PDE	CN1PDE	CN0PDE	0000
5	058	_	CN30PDE	CN29PDE	_	CN27PDE ⁽²⁾	_	_	CN24PDE ⁽²⁾	CN23PDE ⁽¹⁾	CN22PDE	CN21PDE	_	_	—	_	CN16PDE ⁽²⁾	0000
5	062 CN	N15IE ⁽¹⁾	CN14IE ⁽¹⁾	CN13IE ⁽¹⁾	CN12IE	CN11IE	_	CN9IE ⁽¹⁾	CN8IE	CN7IE ⁽¹⁾	CN6IE ⁽²⁾	CN5PIE ⁽²⁾	CN4IE ⁽²⁾	CN3IE	CNIE	CN1IE	CN0IE	0000
;.	064	_	CN30IE	CN29IE	_	CN27IE ⁽²⁾	_	_	CN24IE ⁽²⁾	CN23IE ⁽¹⁾	CN22IE	CN21IE	_	_	—	_	CN16IE ⁽²⁾	0000
1	06E CN1	15PUE ⁽¹⁾	CN14PUE ⁽¹⁾	CN13PUE ⁽¹⁾	CN12PUE	CN11PUE	—	CN9PUE ⁽¹⁾	CN8PUE	CN7PUE ⁽¹⁾	CN6PUE ⁽²⁾	CN5PUE ⁽²⁾	CN4PUE ⁽²⁾	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
1	070	—	CN30PUE	CN29PUE	—	CN27PUE ⁽²⁾	—	_	CN24PUE ⁽²⁾	CN23PUE ⁽¹⁾	CN22PUE	CN21PUE	—	_	—	_	CN16PUE ⁽²⁾	0000
	062 CN 064 06E CN1	N15IE ⁽¹⁾ — N15PUE ⁽¹⁾	CN14IE ⁽¹⁾ CN30IE CN14PUE ⁽¹⁾	CN13IE ⁽¹⁾ CN29IE CN13PUE ⁽¹⁾	CN12IE — CN12PUE	CN11IE CN27IE ⁽²⁾ CN11PUE		CN9IE ⁽¹⁾ — CN9PUE ⁽¹⁾	CN8IE CN24IE ⁽²⁾ CN8PUE	CN7IE ⁽¹⁾ CN23IE ⁽¹⁾ CN7PUE ⁽¹⁾	CN6IE ⁽²⁾ CN22IE CN6PUE ⁽²⁾	CN5PIE ⁽²⁾ CN21IE CN5PUE ⁽²⁾	CN4IE ⁽²⁾ — CN4PUE ⁽²⁾		_		CN3IE CNIE CN1IE CN3PUE CN2PUE CN1PUE	CN3IE CNIE CN0IE CN16IE ⁽²⁾

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

2: These bits are unimplemented in 14-pin and 20-pin devices; read as '0'.

TABLE 4-8: MSSP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	0200	_	—	_	_		—	—	—			MSSP1 F	Receive Buffer/Transmit Register CKP SSPM3 ACKEN RCEN PEN RSEN BOEN SDAHT BOEN SDAHT SBCDE AHEN DH S RWW UA BF SRWW UA BF dress Register (I ² C TM Slave Mode) ate Reload Register (I ² C Master Mode) ates Mask Register (I ² C Slave Mode) acceive Buffer/Transmit Register CKP SSPM3 SSPM2 SSPM1 SSPM3 SSPM2 SSPM1 SSPM0 ACKEN RCEN P S RWW UA BOEN SDAHT BOEN SDAHT BOEN SDAHT BCE AHEN DHEN P S RWW UA BF Idress Register (I ² C Slave Mode) ate Reload Register (I ² C Slave Mode) ate Reload Register (I ² C Master Mode)			00xx		
SSP1CON1	0202	_	_	_	_	_	_	_	_	WCOL	SSPOV	SSPEN	SP1 Receive Buffer/Transmit Register PEN CKP SSPM3 SSPM2 SSPM1 SSP KDT ACKEN RCEN PEN RSEN SEI KDT ACKEN RCEN PEN RSEN SEI CILE BOEN SDAHT SBCDE AHEN DHE IA P S RIW UA BF P1 Address Register (I ² C T ^M Slave Mode) address Address Register (I ² C Master Mode) Address Mask Register (I ² C Slave Mode) SSP2 Receive Buffer/Transmit Register PEN CKP SSPM3 SSPM2 SSPM1 SSP SP2 Receive Buffer/Transmit Register SEI SEI SEI SEI SEI SEI PN CKP SSPM3 SSPM2 SSPM1 SSP VDT ACKEN RCEN PEN RSEN SEI CIE BOEN SDAHT SBCDE AHEN DHE IA P S RIW UA BF P2 Address Register (I ² C Slave Mode) aud Rate Reload Register (I ² C Master Mode)		SSPM0	0000		
SSP1CON2	0204	_	_	_	_	_	_	_	_	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	0206	_	_	_	_	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	0208	_	_	_	_	_	_	_	_	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000
SSP1ADD	020A	—	_	_	_	_	—	—	_							ode)		0000
SSP1MSK	020C	_		_	_		_	_			М	SSP1 Addre	SP1 Receive Buffer/Transmit RegisterPENCKPSSPM3SSPM2SSPM1SSPM0KDTACKENRCENPENRSENSENCIEBOENSDAHTSBCDEAHENDHEN \sqrt{A} PS R/\overline{W} UABFP1Address Register (I ² C TM Slave Mode)aud Rate Reload Register (I ² C Master Mode)I Address Mask Register (I ² C Slave Mode)SP2 Receive Buffer/Transmit RegisterPENCKPSSPM3SSPM2SSPM1SSPM0KDTACKENRCENPENRSENSENCIEBOENSDAHTSBCDEAHENDHEN \sqrt{A} PS R/\overline{W} UABFSP2 Address Register (I ² C Slave Mode)					00FF
SSP2BUF ⁽¹⁾	0210	_		_	_		_	_				MSSP2 F	SP1 Receive Buffer/Transmit Register EN CKP SSPM3 SSPM2 SSPM1 SSPM0 KDT ACKEN RCEN PEN RSEN SEN IE BOEN SDAHT SBCDE AHEN DHEN Ā P S $R\overline{W}$ UA BF 1 Address Register (I ² C T ^M Slave Mode) uA BF 1 Address Register (I ² C T ^M Slave Mode) uA BF 1 Address Register (I ² C Slave Mode) uA BF Address Mask Register (I ² C Slave Mode) SP2 Receive Buffer/Transmit Register EN CKP SSPM3 SSPM2 SSPM1 SSPM0 SDT ACKEN RCEN PEN RSEN SEN IE BOEN SDAHT SBCDE AHEN DHEN Ā P S $R\overline{W}$ UA BF P2 Address Register (I ² C Slave Mode) UA BF P2 Address Register (I ² C Slave Mode) uA BF P2 Address Register (I ² C Slave Mode) uA BF <td>00xx</td>				00xx	
SSP2CON1(1)	0212	_		_	_		_	_		WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000
SSP2CON2(1)	0214	_	_	_	_		_	_		GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3(1)	0216	_	_	_	—	_	_	_	_	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT ⁽¹⁾	0218	_	_	_	_	_	_	_	_	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000
SSP2ADD ⁽¹⁾	021A	_	_	_	_	_	—	_	—	MSSP2 Address Register (I ² C Slave Mode) MSSP2 Baud Rate Reload Register (I ² C Master Mode)					0000			
SSP2MSK ⁽¹⁾	021C	_	-	_	_	_	_	_			М	SSP2 Addre	ess Mask R	BOEN SDAHT SBCDE AHEN DHEN P S RW UA BF Pess Register (I ² C™ Slave Mode) BR BF Peload Register (I ² C Master Mode) BR BF S Mask Register (I ² C Slave Mode) SSPM0 SSPM0 S Mask Register (I ² C Slave Mode) SSPM0 SSPM0 CKP SSPM3 SSPM2 SSPM1 ACKEN RCEN PEN RSEN BOEN SDAHT SBCDE AHEN P S RW UA P S RW UA				00FF

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X family devices; read as '0'.

TABLE 4-9: UART REGISTER MAP

IADLL 4	-J.	UANT																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_		_				UART1	Transmit R	egister				xxxx
U1RXREG	0226	_	_	_	_	_		_				UART1	Receive Re	egister				0000
U1BRG	0228		Baud Rate Generator Prescaler Register 0000										0000					
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_		_				UART2	Transmit R	egister				xxxx
U2RXREG	0236	_	_	_	_	_		_				UART2	Receive Re	egister				0000
U2BRG	0238							Baud Ra	ate Genera	tor Prescaler	Register							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								A/D Bu	uffer 0								xxxx
ADC1BUF1	0302								A/D Bu	uffer 1								xxxx
AD1CON1	0320	ADON	—	ADSIDL	—	_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_		ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA		_	r		SMPI3	SMPI2	SMPI1	SMPI0	r	ALTS	0000
AD1CON3	0324	ADRC	EXTSAM	PUMPEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0			ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	—		—	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA		_	_	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12(1)	CSSL11 ⁽¹⁾	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	_	CSSL4 ⁽¹⁾	CSSL3 ⁽¹⁾	CSSL2 ⁽¹⁾	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0', r = reserved bit. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

TABLE 4-14: ANALOG SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANCFG	04DE	_	—	—	—	_	_		_	_	_			_	—		VBGEN	0000
ANSA	04E0	-	_	-	—	_	-	_	_	_	_	_	_	ANSA3	ANSA2	ANSA1	ANSA0	000F
ANSB	04E2	ANSB15	ANSB14	ANSB13	ANSB12 ⁽¹⁾	—	_	_	_	—	—	_	ANSB4	ANSB3(2)	ANSB2 ⁽¹⁾	ANSB1 ⁽¹⁾	ANSB0 ⁽¹⁾	F01F ⁽³⁾

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

2: These bits are unimplemented in 14-pin and 20-pin devices; read as '0'

3: Reset value for 28-pin devices is shown.

TABLE 4-15: COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL	—	_		_	—	C2EVT ⁽¹⁾	C1EVT	—	—	_		_	_	C2OUT	C1OUT	xxxx
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CON	COE	CPOL	CLPWR	—	_	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	—	_	CCH1	CCH0	xxxx
CM2CON ⁽¹⁾	0636	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented in PIC24FXXKL10X/20X devices; read as '0'.

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	NVMIP2	NVMIP1	NVMIP0		_	_	
bit 15			÷		÷		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0
bit 7		1					bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 11-7 bit 6-4	• • 001 = Interru 000 = Interru Unimplemen AD1IP<2:0>:	pt is Priority 7 (pt is Priority 1 pt source is dis nted: Read as ' A/D Conversic pt is Priority 7 (abled 0' n Complete Int	terrupt Priority	bits		
	• • 001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled	interrupt)			
bit 3	-	ted: Read as '					
bit 2-0	111 = Interru • •	>: UART1 Trans pt is Priority 7 (-	-			
		pt is Priority 1 pt source is dis	abled				

REGISTER 8-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 8-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0
bit 15						•	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	BCL1IP2	BCL1IP1	BCL1IP0	—	SSP1IP2	SSP1IP1	SSP1IP0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	CNIP<2:0>:	Input Change N	Iotification Inte	rrupt Priority bit	ts		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	ipt source is dis	abled				
bit 11	Unimplemer	nted: Read as '	0'				
bit 10-8		Comparator Int					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1					
		pt source is dis					
bit 7	-	nted: Read as '					
bit 6-4		>: MSSP1 I ² C™		•	ity bits		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1					
		pt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		>: MSSP1 SPI/		1 2	S		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1 pt source is dis					

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit
	<u>If FSCM is Enabled (FCKSM1 = 1):</u>
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is Disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit ⁽²⁾
	1 = PLL module is in lock or the PLL module start-up timer is satisfied
	0 = PLL module is out of lock, the PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾
	1 = High-power SOSC circuit is selected
	0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enables secondary oscillator
	0 = Disables secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiates an oscillator switch to the clock source specified by the NOSC<2:0> bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC<2:0> Configuration bits.

- 2: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
 - **3:** When SOSC is selected to run from a digital clock input rather than an external crystal (SOSCSRC = 0), this bit has no effect.

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

REGISTER	9-4: REFU	CON: REFER	KENCE USC	ILLATOR CC	INTROL REC	SISTER				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	_	—	—	—				
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 14	0 = Reference	e oscillator is er e oscillator is di ted: Read as '0	sabled	O pin						
bit 13	ROSSLP: Reference Oscillator Output Stop in Sleep bit 1 = Reference oscillator continues to run in Sleep 0 = Reference oscillator is disabled in Sleep									
bit 12	1 = Primary o	erence Oscillato oscillator is use clock is used as	d as the base	clock ⁽¹⁾	ck reflects any	clock switching	of the device			
bit 11-8	1111 = Base 1110 = Base 1101 = Base 1000 = Base 1011 = Base 1001 = Base 0101 = Base 0111 = Base 0110 = Base 0101 = Base 0100 = Base 0011 = Base 0011 = Base	Reference Os clock value divi clock value divi	ded by 32,768 ded by 16,384 ded by 8,192 ded by 4,096 ded by 2,048 ded by 1,024 ded by 512 ded by 512 ded by 256 ded by 128 ded by 64 ded by 32 ded by 16 ded by 8 ded by 4	3						
bit 7-0	Unimplemen	ted: Read as '0)'							

Note 1: The crystal oscillator must be enabled using the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode.

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption. This feature provides a low-power technique for periodically waking up the device from Sleep mode.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0. When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.

See Example 10-2 for initializing the ULPWU module.

A series resistor, between RB0 and the external capacitor, provides overcurrent protection for the RB0/AN2/ULPWU pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

/ / * * * * * * * * * * * * * * * * * *
// 1. Charge the capacitor on RB0
/ / * * * * * * * * * * * * * * * * * *
TRISBbits.TRISB0 = 0;
LATEbits.LATE0 = 1;
for(i = 0; i < 10000; i++) Nop();
/ / * * * * * * * * * * * * * * * * * *
//2. Stop Charging the capacitor on RB0
/ / * * * * * * * * * * * * * * * * * *
TRISBbits.TRISB0 = 1;
/ / * * * * * * * * * * * * * * * * * *
//3. Enable ULPWU Interrupt
//*************************************
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC20bits.ULPWUIP = 0x7;
/ / * * * * * * * * * * * * * * * * * *
//4. Enable the Ultra Low Power Wakeup module and allow capacitor discharge
/ / * * * * * * * * * * * * * * * * * *
ULPWCONbits.ULPEN = 1;
ULPWCONbits.ULPSINK = 1;
//*************************************
//5. Enter Sleep Mode
//*************************************
Sleep();
//for Sleep, execution will resume here

REGISTER 14-2: T3GCON: TIMER3 GATE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	_	—	—	—	—	—				
bit 15							bit 8				
D 444 0	DAMA	DAMA	DAALO	DAMA		DAALO	DAMA				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0				
TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0				
pit 7			I	1			bit (
_egend:											
R = Readable	≏ hit	W = Writable	hit	U = Unimplem	ented hit read	1 as '0'					
n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
	FUR	I - DILIS SEL			areu		IOWIT				
oit 15-8	Unimplemen	ted: Read as ')'								
oit 7	TMR3GE: Tir	mer3 Gate Enal	ole bit								
	If TMR3ON = 0 :										
	This bit is ignored.										
	<u>If TMR3ON = 1:</u>										
	1 = Timer counting is controlled by the Timer3 gate function										
	0 = Timer counts regardless of the Timer3 gate function										
oit 6	T3GPOL: Timer3 Gate Polarity bit										
	•	er gate is active-high (Timer3 counts when the gate is high) er gate is active-low (Timer3 counts when the gate is low)									
oit 5	T3GTM : Timer3 Gate Toggle Mode bit										
	1 = Timer Gate Toggle mode is enabled.										
		ate Toggle mod		nd toggle flip-flo edge.	p is cleared						
oit 4	-	ner3 Gate Sing		-							
	1 = Timer Ga	te Single Pulse	mode is enabl	ed and is contro	olling the Time	r3 gate					
oit 3	 0 = Timer Gate Single Pulse mode is disabled T3GGO/T3DONE: Timer3 Gate Single Pulse Acquisition Status bit 										
	1 = Timer gate single pulse acquisition is ready, waiting for an edge										
	 0 = Timer gate single pulse acquisition has completed or has not been started 										
	This bit is automatically cleared when T3GSPM is cleared.										
oit 2	T3GVAL: Timer3 Gate Current State bit										
	Indicates the the state of T		the timer gate	that could be p	rovided to the	TMR3 register;	unaffected b				
	T3GSS<1:0>: Timer3 Gate Source Select bits										
DIT 1-0											
bit 1-0	11 = Comparator 2 output 10 = Comparator 1 output										
dit 1-0											
dit 1-0	10 = Compar		itput								





FIGURE 17-2: SPI MASTER/SLAVE CONNECTION



U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 _ _ bit 15 bit 8 R/W-0 R/W-0 R-0 R-0 R-0 R-0 R-0 R-0 P(1) S(1) R/W SMP CKE D/A UA BF bit 7 bit 0 Leaend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-8 Unimplemented: Read as '0' bit 7 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control is disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control is enabled for High-Speed mode (400 kHz) bit 6 CKE: SMBus Select bit In Master or Slave mode: 1 = Enables SMBus specific inputs 0 = Disables SMBus specific inputs D/A: Data/Address bit bit 5 In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address P: Stop bit⁽¹⁾ bit 4 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last S: Start bit(1) bit 3 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last bit 2 R/W: Read/Write Information bit In Slave mode:(2) 1 = Read 0 = Write In Master mode:(3) 1 = Transmit is in progress 0 = Transmit is not in progress bit 1 **UA:** Update Address bit (10-Bit Slave mode only) 1 = Indicates that the user needs to update the address in the SSPxADD register 0 = Address does not need to be updated Note 1: This bit is cleared on RESET and when SSPEN is cleared. This bit holds the R/W bit information following the last address match. This bit is only valid from the 2: address match to the next Start bit, Stop bit or not ACK bit.

SSPxSTAT: MSSPx STATUS REGISTER (I²C[™] MODE)

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

REGISTER 17-2:

R/P-0	R/P-0	R/P-1	R/P-1	R/P-1	R/P-0	R/P-1	R/P-1			
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0			
bit 7							bit 0			
Legend:										
R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'										
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown			
bit 7-6	FCKSM<1:0>	Clock Switch	ing and Monito	r Selection Con	figuration bits					
		0	•	Clock Monitor is						
		0		Clock Monitor is						
		0		Clock Monitor is						
bit 5				election Configu						
		•	•	igh-power opera						
bit 4-3			0	uency Range C		te.				
DIL 4-3				frequency is gre	0					
				frequency is be						
				frequency is les						
	00 = Reserve	ed; do not use								
bit 2 OSCIOFNC: CLKO Enable Configuration bit										
1 = CLKO output signal is active on the OSCO pin; primary oscillator must be disabled or										
	for the External Clock mode (EC) for the CLKO to be active (POSCMD<1:0> = 11 or 00)									
		Itput is disable								
bit 1-0		•	scillator Configu	iration bits						
		Oscillator mod								
		llator mode is a								
01 = XT Oscillator mode is selected										

REGISTER 23-4: FOSC: OSCILLATOR CONFIGURATION REGISTER

00 = External Clock mode is selected

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 23							bit 16	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R	R	R	R	
—	—	—	—	REV3	REV2	REV1	REV0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

REGISTER 23-9: DEVREV: DEVICE REVISION REGISTER

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV<3:0>:** Revision Identifier bits

Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μS	Must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Must operate at a minimum of 10 MHz
			MSSP module	1.5	_	Тсү	
101 TLOW	Clock Low Time	100 kHz mode	4.7	—	μS	Must operate at a minimum of 1.5 MHz	
		400 kHz mode	1.3	—	μS	Must operate at a minimum of 10 MHz	
			MSSP module	1.5	—	Тсү	
102 TR SD/		SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103 TF	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns		
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated
			400 kHz mode	0.6	—	μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0		μS	After this period, the first clock
			400 kHz mode	0.6	—	μS	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free before
			400 kHz mode	1.3	—	μS	a new transmission can start
D102	Св	Bus Capacitive Loading		_	400	pF	

TABLE 26-32: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, Tsu:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.

20-Lead SOIC (7.50 mm)



Example



28-Lead SOIC (7.50 mm)



14-Lead TSSOP (4.4 mm)



20-Lead SSOP (5.30 mm)



Example



Example



Example



28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	ILLIMETER	S	
Dimensior	Dimension Limits			
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5 mm Body [QFN] With 0.40mm Contact Length





RECOMMENDED LAND PATTERN

	Units				
Dimensio	Dimension Limits			MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			3.35	
Optional Center Pad Length	T2			3.35	
Contact Pad Spacing C1			4.50		
Contact Pad Spacing	C2		4.50		
Contact Pad Width (X20)	X1			0.40	
Contact Pad Length (X20)				0.55	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2139A