

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-><F

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (2.75K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f08kl402-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24F04KL100 PIC24F04KL101
- PIC24F08KL200
- PIC24F08KL201PIC24F08KL302
- PIC24F08KL301
 PIC24F08KL401
- PIC24F16KL401
- PIC24F08KL402 PIC24F16KL402

The PIC24F16KL402 family adds an entire range of economical, low pin count and low-power devices to Microchip's portfolio of 16-bit microcontrollers. Aimed at applications that require low-power consumption but more computational ability than an 8-bit platform can provide, these devices offer a range of tailored peripheral sets that allow the designer to optimize both price point and features with no sacrifice of functionality.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element Working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24F16KL402 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

• **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source, or the internal, Low-Power RC (LPRC) oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24F16KL402 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- Two Fast Internal Oscillators (FRCs): One with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase Locked Loop (PLL) frequency multiplier, available to the External Oscillator modes and the 8 MHz FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate Internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow, from the relatively simple, to the powerful and complex.

PIC24F16KL402	PIC24F08KL402	PIC24F08KL302	PIC24F16KL401	PIC24F08KL401	PIC24F08KL301	
		DC – 3	32 MHz			
16K	8K	8K	16K	8K	8K	
5632	2816	2816	5632	2816	2816	
1024	1024	1024	1024	1024	1024	
512	512	256	512	512	256	
31 (27/4)	31 (27/4)	30 (26/4)	31 (27/4)	31 (27/4)	30 (26/4)	
			PORTA<6:0> PORTB<15:12,9:7,4,2:0>			
	24		18			
2/2	2/2	2/2	2/2	2/2	2/2	
3	3	3	3	3	3	
1	1	1	1	1	1	
23	23	23	17	17	17	
2	2	2	2	2	2	
2	2	2	2	2	2	
12	12	—	12	12	—	
2	2	2	2	2	2	
		Hardware Tra	aps, Configura			
76	Base Instruc	tions, Multiple	Addressing	Mode Variatio	ns	
	PDIP/SSOP/S			DIP/SSOP/SC		
	16K 5632 1024 512 31 (27/4) 7 2/2 3 1 2 2 2 12 2 2 12 2 2 76 76	16K 8K 5632 2816 1024 1024 512 512 31 (27/4) 31 (27/4) PORTA<7:0> PORTB<15:0> 24 2/2 2/2 3 3 1 1 23 23 2 2 12 12 12 12 2 2 POR, BOR, RES REPEAT Instruction, 76 Base Instruct 76 Base Instruct	DC 3	DC 32 MHz 16K 8K 8K 16K 5632 2816 2816 5632 1024 1024 1024 1024 512 512 256 512 31 (27/4) 31 (27/4) 30 (26/4) 31 (27/4) PORTA<7:0> PORTB<15:0> PORT 2/2 2/2 2/2 2/2 3 3 3 3 1 1 1 1 23 23 23 17 2 2 2 2 2 3 3 3 17 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	DC 32 MHz 16K 8K 8K 16K 8K 5632 2816 2816 5632 2816 1024 1024 1024 1024 1024 512 512 256 512 512 31 (27/4) 31 (27/4) 30 (26/4) 31 (27/4) 31 (27/4) PORTA<7:0> PORTA<6:0> PORTB<15:12,9:7,	

TABLE 1-2: DEVICE FEATURES FOR PIC24F16KL40X/30X DEVICES

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24F16KL402 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.4 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVSS pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through data space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

Note:	The TBLRDH and TBLWTH instructions are
	not used while accessing data EEPROM
	memory.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when the byte select is '1'; the lower byte is selected when it is '0'.

 TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table write operations are not allowed.





7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in the Flash Configuration Word (FOSCSEL); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.4 Brown-out Reset (BOR)

PIC24F16KL402 family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the power-up timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the BOR Reset does not automatically enable the PWRT.

7.4.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<13>). Setting SBOREN enables the BOR to function, as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit only operates in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note: Even when the BOR is under software control, the BOR Reset voltage level is still set by the BORV<1:0> Configuration bits; it can not be changed in software.

R/W-0	R-0, HSC	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—			INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:		HSC = Hardwa	are Settable/C	learable bit			
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 14 bit 13-3	ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Uses Alternate Interrupt Vector Table 0 = Uses standard (default) vector table DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active Unimplemented: Read as '0'						
bit 2 bit 1	 1 = Interrupt on negative edge 0 = Interrupt on positive edge 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 						
bit 0	INTOEP: Exte 1 = Interrupt c	on positive edge rnal Interrupt 0 on negative edg on positive edge	Edge Detect F e	Polarity Select b	bit		

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER2

REGISTER 8-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	T1IP2	T1IP1	T1IP0	_	CCP1IP2	CCP1IP1	CCP1IP0
pit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
0-0	0-0	0-0	0-0	0-0	INT0IP2	INT0IP1	INT0IP0
 oit 7			_	_			bit (
_egend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	-	Timer1 Interrupt					
JIL 14-12		upt is Priority 7 (-	(intorrunt)			
			riighest priority	interrupt)			
	•						
	•						
		upt is Priority 1 upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	0'				
oit 10-8	CCP1IP<2:0	D>: Capture/Con	npare/PWM1 In	nterrupt Priority	bits		
	111 = Interr	upt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	• 001 = Interr	upt is Priority 1					
		upt source is dis	abled				
oit 7-3	Unimpleme	nted: Read as '	0'				
oit 2-0	-	External Interior		its			
		upt is Priority 7 (
	•						
	•						
	•						
		upt is Priority 1 upt source is dis	ablod				

REGISTER 8-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0			
bit 15						•	bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	BCL1IP2	BCL1IP1	BCL1IP0	—	SSP1IP2	SSP1IP1	SSP1IP0			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplemer	nted: Read as '	0'							
bit 14-12	CNIP<2:0>:	Input Change N	Iotification Inte	rrupt Priority bit	ts					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)						
	•									
	•									
	001 = Interru	001 = Interrupt is Priority 1								
	000 = Interru	ipt source is dis	abled							
bit 11	Unimplemer	nted: Read as '	0'							
bit 10-8		Comparator Int								
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)						
	•									
	•									
		pt is Priority 1								
		pt source is dis								
bit 7	-	nted: Read as '								
bit 6-4		>: MSSP1 I ² C™		•	ity bits					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)						
	•									
	•									
		pt is Priority 1								
		pt source is dis								
bit 3	-	nted: Read as '								
bit 2-0		>: MSSP1 SPI/		1 2	S					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)						
	•									
	•									
		pt is Priority 1 pt source is dis								

10.4 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted, synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

10.5 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing, with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as when the PMD bits are used.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode. This enhances power savings for extremely critical power applications. REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
TON	_	TSIDL	_	_	_	T1ECS1 ⁽¹⁾	T1ECS0 ⁽¹⁾
bit 15		I					bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
_	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplerr	nented bit. read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	TON: Timer1	On bit					
	1 = Starts 16-						
	0 = Stops 16-	bit Timer1					
bit 14	Unimplement	ted: Read as ')'				
bit 13		1 Stop in Idle N					
				device enters Idl	e mode		
L:1 10 10		module opera		de			
bit 12-10 bit 9-8	-	ted: Read as ' : Timer1 Exten		La at hita(1)			
DIL 9-0	11 = Reserve			lect bits ?			
		ises the LPRC	as the clock s	ource			
		ises the extern					
	00 = Timer1 u	ises the Secon	dary Oscillato	r (SOSC) as the	clock source		
bit 7	Unimplement	ted: Read as '	י'				
bit 6	TGATE: Time	r1 Gated Time	Accumulation	Enable bit			
	When TCS =	-					
	This bit is igno When TCS =						
		<u>u.</u> ne accumulatio	n is enabled				
		ne accumulatio					
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Prescal	e Select bits			
	11 = 1:256						
	10 = 1:64						
	01 = 1:8 00 = 1:1						
bit 3		ted: Read as ')'				
bit 2	-			hronization Sele	ect bit		
	When TCS =		, ,				
	1 = Synchron	nizes external (
		t synchronize e	external clock i	input			
	When TCS =						
hit 1	This bit is igno	Clock Source S	Soloct bit				
bit 1		ock source is s		FCS<1.05			
		clock (Fosc/2)					
bit 0	Unimplement	ted: Read as '	כ'				

14.0 TIMER3 MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Timers, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704).

The Timer3 timer/counter modules incorporate these features:

- Software-selectable operation as a 16-bit timer or counter
- One 16-bit readable and writable Timer Value register

- Selectable clock source (internal or external) with device clock, SOSC or LPRC oscillator options
- · Interrupt-on-overflow
- Multiple timer gating options, including:
 - User-selectable gate sources and polarity
 - Gate/toggle operation
 - Single Pulse (One-Shot) mode
- Module Reset on ECCP Special Event Trigger

The Timer3 module is controlled through the T3CON register (Register 14-1). A simplified block diagram of the Timer3 module is shown in Figure 14-1.

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.



FIGURE 14-1: TIMER3 BLOCK DIAGRAM

22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer to the "dsPIC33/PIC24 Family Reference Manual", "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.



FIGURE 22-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

23.3 Unique ID

A read-only Unique ID value is stored at addresses, 800802h through 800808h. This factory programmed value is unique to each microcontroller produced in the PIC24F16KL402 family. To access this region, use Table Read instructions or Program Space Visibility. To ensure a globally Unique ID across other Microchip microcontroller families, the "Unique ID" value should be further concatenated with the family and Device ID values stored at address, FF0000h.

REGISTER 23-8: DEVID: DEVICE ID REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 23							bit 16

R	R	R	R	R	R	R	R
FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2	FAMID1	FAMID0
bit 15							bit 8

R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '0'
-----------	----------------------------

bit 15-8 **FAMID<7:0>:** Device Family Identifier bits 01001011 = PIC24F16KL402 family

bit 7-0 **DEV<7:0>:** Individual Device Identifier bits 00000001 = PIC24F04KL100

00000010 = PIC24F04KL101

00000101 = PIC24F08KL200 00000110 = PIC24F08KL201

00001010 = PIC24F08KL301 00000000 = PIC24F08KL302

00001110 = PIC24F08KL401 00000100 = PIC24F08KL402 00011110 = PIC24F16KL401 00010100 = PIC24F16KL402

AC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
	•	Clock F	Paramete	ers			-
AD50	Tad	A/D Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 is in default state
AD51	TRC	A/D Internal RC Oscillator Period	—	250	_	ns	
		Conve	rsion Ra	te			
AD55	TCONV	Conversion Time	_	12		TAD	
AD56	FCNV	Throughput Rate	—	_	500	ksps	$AVDD \ge 2.7V$
AD57	TSAMP	Sample Time	—	1	_	TAD	
AD58	TACQ	Acquisition Time	750			ns	(Note 2)
AD59	Tswc	Switching Time from Convert to Sample	-	—	(Note 3)	_	
AD60	TDIS	Discharge Time	0.5			TAD	
		Clock F	aramete	ers			-
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2	—	3	Tad	

TABLE 26-36: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).

3: On the following cycle of the device clock.

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	X			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	-	0.25	
Foot Angle	¢	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5 mm Body [QFN] With 0.40mm Contact Length





RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Contact Pitch E		0.65 BSC	
Optional Center Pad Width	W2			3.35
Optional Center Pad Length	T2			3.35
Contact Pad Spacing	C1		4.50	
Contact Pad Spacing	C2		4.50	
Contact Pad Width (X20)	X1			0.40
Contact Pad Length (X20)				0.55
Distance Between Pads G		0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2139A

Program Memory	
Address Space	
Data EEPROM	
Device Configuration Words	
Hard Memory Vectors	
Organization	
Program Space	
Memory Map	
Program Verification	
PWM (CCP Module)	
TMR4 to PR4 Match	

R

Register Maps	
A/D Converter	41
Analog Select	41
CCP/ECCP	38
Comparator	41
CPU Core	35
ICN	
Interrupt Controller	37
MSSP	39
NVM	42
Pad Configuration	40
PMD	42
PORTA	40
PORTB	40
System, Clock Control	
Timer	
UART	
Ultra Low-Power Wake-up	
Registers	
AD1CHS (A/D Input Select)	162
AD1CON1 (A/D Control 1)	
AD1CON2 (A/D Control 2)	
AD1CON3 (A/D Control 3)	
AD1CSSL (A/D Input Scan Select)	
ANCFG (Analog Input Configuration)	
ANSA (PORTA Analog Selection)	
ANSB (PORTB Analog Selection)	
CCP1CON (ECCP1 Control, Enhanced CCP)	
CCPTMRS0 (CCP Timer Select Control 0)	
CCPxCON (CCPx Control, Standard CCP)	
CLKDIV (Clock Divider)	
CMSTAT (Comparator Status)	
CMxCON (Comparator x Control)	
CORCON (CPU Control)	
CVRCON (Comparator Voltage	23, 70
Reference Control)	172
DEVID (Device ID)	
DEVID (Device ID)	
ECCP1AS (ECCP1 Auto-Shutdown Control)	
ECCP1DEL (ECCP1 Enhanced PWM Control)	
FBS (Boot Segment Configuration)	
FGS (General Segment Configuration) FICD (In-Circuit Debugger Configuration)	
FOSC (Oscillator Configuration)	
FOSCSEL (Oscillator Selection Configuration)	1//
FPOR (Reset Configuration)	
FWDT (Watchdog Timer Configuration)	
HLVDCON (High/Low-Voltage Detect Control)	
IEC0 (Interrupt Enable Control 0)	
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	
IEC3 (Interrupt Enable Control 3)	

IEC4 (Interrupt Enable Control 4)	
IEC5 (Interrupt Enable Control 5)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
INTCON 2 (Interrupt Control 2)	
INTCON1 (Interrupt Control 1)	
INTTREG (Interrupt Control and Status)	
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC12 (Interrupt Priority Control 12)	
IPC16 (Interrupt Priority Control 16)	
IPC18 (Interrupt Priority Control 18)	
IPC2 (Interrupt Priority Control 2)	
IPC20 (Interrupt Priority Control 20)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7)	
IPC9 (Interrupt Priority Control 9)	
NVMCON (Flash Memory Control)	
NVMCON (Nonvolatile Memory Control) OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	
PADCFG1 (Pad Configuration Control)	
PSTR1CON (ECCP1 Pulse Steering Control)	
RCON (Reset Control)	
	60
REFOCON (Reference Oscillator Control)	103
REFOCON (Reference Oscillator Control) SR (ALU STATUS)	103
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud	103 28, 69
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator)	103 28, 69 146
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode)	103 28, 69 146 142
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode)	103 28, 69 146 142 141
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode)	103 28, 69 146 142 141 143
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode)	103 28, 69 146 142 141 143 145
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode)	103 28, 69 146 142 141 143 145 144
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode)	103 28, 69 146 142 141 143 145 144 146
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxMSK (I ² C Slave Address Mask) SSPxSTAT (MSSPx Status, I ² C Mode)	103 28, 69 146 142 141 143 145 144 146 139
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode)	103 28, 69 146 142 141 143 145 144 146 139 138
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118 120
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer2 Control)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control)	103 28, 69 146 142 141 143 145 144 146 139 138 116 118 120 121 124 124 152
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR)	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer2 Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UXMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Delay Times	
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times Device Times	$\begin{array}{c} 103\\ 28, 69\\ 146\\ 142\\ 141\\ 143\\ 145\\ 144\\ 146\\ 139\\ 138\\ 116\\ 138\\ 116\\ 121\\ 124\\ 124\\ 154\\ 63\\ 61\\ 62$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation	$\begin{array}{c} 103 \\ 28, 69 \\ 146 \\ 142 \\ 141 \\ 143 \\ 145 \\ 144 \\ 146 \\ 139 \\ 138 \\ 116 \\ 138 \\ 116 \\ 121 \\ 124 \\ 124 \\ 63 \\ 61 \\ 62 \\ 61 \\ 62 \\ 61 \\ \end{array}$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation SFR States	$\begin{array}{c} 103\\ 103\\ 28, 69\\ 146\\ 142\\ 141\\ 143\\ 143\\ 145\\ 144\\ 146\\ 139\\ 138\\ 116\\ 138\\ 116\\ 118\\ 120\\ 121\\ 124\\ 108\\ 152\\ 154\\ 154\\ 63\\ 61\\ 62\\ 62\\ 61\\ 63\\ 63\\ 61\\ 63\\ 63\\ 61\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T3CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation	$\begin{array}{c} 103\\ 103\\ 28, 69\\ 146\\ 142\\ 141\\ 143\\ 143\\ 145\\ 144\\ 146\\ 139\\ 138\\ 116\\ 138\\ 116\\ 118\\ 120\\ 121\\ 124\\ 108\\ 152\\ 154\\ 154\\ 63\\ 61\\ 62\\ 62\\ 61\\ 63\\ 63\\ 61\\ 63\\ 63\\ 61\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63$
REFOCON (Reference Oscillator Control) SR (ALU STATUS) SSPxADD (MSSPx Slave Address/Baud Rate Generator) SSPxCON1 (MSSPx Control 1, I ² C Mode) SSPxCON1 (MSSPx Control 1, SPI Mode) SSPxCON2 (MSSPx Control 2, I ² C Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxCON3 (MSSPx Control 3, SPI Mode) SSPxSTAT (MSSPx Status, I ² C Mode) SSPxSTAT (MSSPx Status, SPI Mode) SSPxSTAT (MSSPx Status, SPI Mode) T1CON (Timer1 Control) T2CON (Timer3 Gate Control) T3GCON (Timer3 Gate Control) T4CON (Timer4 Control) ULPWCON (ULPWU Control) UxMODE (UARTx Mode) UxSTA (UARTx Status and Control) Resets Brown-out Reset (BOR) Clock Source Selection Device Times RCON Flag Operation SFR States	$\begin{array}{c} 103\\ 103\\ 28, 69\\ 146\\ 142\\ 141\\ 143\\ 143\\ 145\\ 144\\ 146\\ 139\\ 138\\ 116\\ 138\\ 116\\ 118\\ 120\\ 121\\ 124\\ 108\\ 152\\ 154\\ 154\\ 63\\ 61\\ 62\\ 62\\ 61\\ 63\\ 63\\ 61\\ 63\\ 63\\ 61\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63$

Serial Peripheral Interface. See SPI Mode.	
SFR Space	34
Software Stack	43

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group – Pin Count —— Tape and Reel FI Temperature Rar Package ———		 Examples: a) PIC24F16KL402-I/ML: General Purpose, 16-Kbyte Program Memory, 28-Pin, Industrial Temperature, QFN Package b) PIC24F04KL101T-I/SS: General Purpose, 4-Kbyte Program Memory, 20-Pin, Industrial Temperature, SSOP Package, Tape-and-Reel
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	F = Standard voltage range Flash program memory	
Product Group	KL4 = General purpose microcontrollers KL3 KL2 KL1	
Pin Count	00 = 14-pin 01 = 20-pin 02 = 28-pin	
Temperature Range	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	
Package	$\begin{array}{rcl} SP & = & SPDIP \\ SO & = & SOIC \\ SS & = & SSOP \\ ST & = & TSSOP \\ ML, MQ & = & QFN \\ P & & = & PDIP \end{array}$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	