

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16kl402-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams: PIC24FXXKL302/402



Pin Diagrams: PIC24FXXKL301/401



Pin Diagrams: PIC24FXXKL10X/20X





7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in the Flash Configuration Word (FOSCSEL); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.4 Brown-out Reset (BOR)

PIC24F16KL402 family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits (FPOR<6:5,1:0>). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the power-up timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the BOR Reset does not automatically enable the PWRT.

7.4.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<13>). Setting SBOREN enables the BOR to function, as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit only operates in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note: Even when the BOR is under software control, the BOR Reset voltage level is still set by the BORV<1:0> Configuration bits; it can not be changed in software.

8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Interrupt Controller, refer to the "dsPIC33/PIC24 Family Reference Manual", "Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It has the following features:

- Up to eight processor exceptions and software traps
- · Seven user-selectable priority levels
- · Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

8.1 Interrupt Vector Table (IVT)

The IVT is shown in Figure 8-1. The IVT resides in the program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24F16KL402 family devices implement 32 non-maskable traps and unique interrupts; these are summarized in Table 8-1 and Table 8-2.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE (AIVT)

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the Program Counter (PC) to zero. The microcontroller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects the program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	—	_	—	—	_		HLVDIF	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
—	—	_	_	—	U2ERIF ⁽¹⁾	U1ERIF		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	1 as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-9	Unimpleme	nted: Read as '	0'					
bit 8	HLVDIF: Hig	gh/Low-Voltage I	Detect Interrup	t Flag Status bi	t			
	1 = Interrupt	request has oc	curred					
	0 = Interrupt	request has no	t occurred					
bit 7-3	Unimpleme	nted: Read as '	0'					
bit 2	U2ERIF: UA	RT2 Error Interr	upt Flag Status	s bit ⁽¹⁾				
	1 = Interrupt	request has oc	curred					
	0 = Interrupt request has not occurred							
bit 1	U1ERIF: UA	RT1 Error Interr	upt Flag Status	s bit				
	1 = Interrupt	request has oc	curred					
	0 = Interrupt	request has no	toccurred					
bit 0	Unimplemented: Read as '0'							

REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: This bit is unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_			—			_
bit 15 bit							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	_	—	—	_	—	ULPWUIF
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER 8-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—			_			_	HLVDIE
bit 15	•	•	•		•	•	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—		—	—	U2ERIE ⁽¹⁾	U1ERIE	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unl			nown
bit 15-9	Unimplemen	ted: Read as '	כי				
bit 8	HLVDIE: High	n/Low-Voltage [Detect Interrup	t Enable bit			
	1 = Interrupt r	equest is enab	led nabled				
bit 7-3	Unimplemen	ted: Read as ')'				
bit 2	U2ERIE: UAF	RT2 Error Interr	- upt Enable bit	(1)			
	1 = Interrupt r	request is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 1	U1ERIE: UAF	RT1 Error Interr	upt Enable bit				
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 0	Unimplemen	ted: Read as 'o	כ'				

Note 1: This bit is unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15 bit 8									
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
—	—	—	—	—	—	—	ULPWUIE		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at I	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown		
bit 15-1	bit 15-1 Unimplemented: Read as '0'								

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable Bit

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 8-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	T1IP2	T1IP1	T1IP0		CCP1IP2	CCP1IP1	CCP1IP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_		INT0IP2	INT0IP1	INT0IP0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as 'd)'				
bit 14-12	T1IP<2:0>: ⊺	imer1 Interrupt	Priority bits				
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as 'd)'				
bit 10-8	CCP1IP<2:0>	-: Capture/Com	pare/PWM1 In	terrupt Priority	bits		
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7-3	Unimplemen	ted: Read as 'o)'				
bit 2-0	INT0IP<2:0>:	External Interr	upt 0 Priority b	its			
	111 = Interru	pt is Priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_	NVMIP2	NVMIP1	NVMIP0	_	—	—					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0				
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
		ind. Deed as i	01								
	Unimplemen	ted: Read as									
bit 14-12	NVMIP<2:0>	: NVM Interrup	t Priority bits								
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•										
	001 = Interru 000 = Interru	pt is Priority 1 pt source is dis	abled								
bit 11-7	Unimplemen	ted: Read as '	0'								
bit 6-4	AD1IP<2:0>:	A/D Conversio	on Complete In	terrupt Priority	bits						
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•	•									
	• 001 - Interru	•									
	000 = Interru	pt source is dis	abled								
bit 3	Unimplemen	• •ted: Read as '	0'								
bit 2-0	U1TXIP<2:0>	-: UART1 Tran	smitter Interrup	ot Priority bits							
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•	. , , ,		, ,							
	•										
	• 001 - Interry	nt is Driarity 1									
	001 - Interru	pt is Fliolity 1	abled								

REGISTER 8-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption. This feature provides a low-power technique for periodically waking up the device from Sleep mode.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0. When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5<0>) is set. Software can check this bit upon wake-up to determine the wake-up source.

See Example 10-2 for initializing the ULPWU module.

A series resistor, between RB0 and the external capacitor, provides overcurrent protection for the RB0/AN2/ULPWU pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

//*************************************
// 1. Charge the capacitor on RB0
//*************************************
TRISBbits.TRISB0 = 0;
LATBbits.LATB0 = 1;
for(i = 0; i < 10000; i++) Nop();
//2. Stop Charging the capacitor on RBU //***********************************
TRISBbits.TRISB0 = 1;
//*************************************
//3. Enable ULPWU Interrupt
//*************************************
IFS5bits.ULPWUIF = 0;
IECODIS.OFWUE = 1,
IFC2UDIC5.UDFW0IF - UX//
//4. Enable the IIltra Low Power Wakeup module and allow capacitor discharge
//************************************
ULPWCONbits.ULPEN = 1;
ULPWCONbits.ULPSINK = 1;
/ / * * * * * * * * * * * * * * * * * *
//5. Enter Sleep Mode
//*************************************
Sleep();
//for Sleep, execution will resume here

NOTES:

ΠU	11_0	11_0	11_0	11_0	11_0	11_0	LL_Ω
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
							hit
							Dit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0
oit 7		•	•		•	•	bit
.egend:							
२ = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7 bit 6-4	ECCPASE: E 1 = A shutdow 0 = ECCP out ECCPAS<2:0 111 = VIL on 110 = VIL on 101 = VIL on 100 = VIL on	CCP1 Auto-Sh vn event has or tputs are opera : ECCP1 Auto FLT0 pin, or eit FLT0 pin or C2 FLT0 pin or C1 FLT0 pin	utdown Event ccurred; ECCP ting o-Shutdown So her C1OUT or OUT comparat OUT comparat	Status bit outputs are in ource Select bit C2OUT is high or output is hig or output is hig	a shutdown sta s h h	ate	
	011 = Either (010 = C2OUT 001 = C1OUT 000 = Auto-sh	C1OUT or C2C Γ comparator o Γ comparator o nutdown is disa	utput is high utput is high utput is high bled				
oit 3-2	PSSAC<1:0>: P1A and P1C Pins Shutdown State Control bits 1x = P1A and P1C pins tri-state 01 = Drive pins, P1A and P1C, to '1' 00 = Drive pins, P1A and P1C, to '0'						
oit 1-0	PSSBD<1:0> 1x = P1B and 01 = Drive pir 00 = Drive pir	: P1B and P1D I P1D pins tri-st ns, P1B and P1 ns, P1B and P1	Pins Shutdow ate D, to '1' D, to '0'	n State Control	bits		

Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.

2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.

3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

REGISTER 16-6: CCPTMRS0: CCP TIMER SELECT CONTROL REGISTER 0⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_			—				_		
bit 15	•	•					bit 8		
U-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0		
—	C3TSEL0	—	—	C2TSEL0	—	—	C1TSEL0		
bit 7							bit 0		
Legend:	Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-7	Unimplement	ted: Read as 'd)'						
bit 6	C3TSEL0: CO	CP3 Timer Sele	ection bit						
	1 = CCP3 use	es TMR3/TMR4	Ļ						
	0 = CCP3 use	es TMR3/TMR2	2						
bit 5-4	Unimplement	ted: Read as ')'						
bit 3	C2TSEL0: CC	CP2 Timer Sele	ection bit						
	1 = CCP2 use	s TMR3/TMR4	ŀ						
	0 = CCP2 use	es TMR3/TMR2	2						
bit 2-1	Unimplement	ted: Read as ')'						
bit 0	C1TSEL0: CO	CP1/ECCP1 Tir	ner Selection bi	t					
	1 = CCP1/EC	CP1 uses TMF	R3/TMR4						
	0 = CCP1/EC	CP1 uses TMF	R3/TMR2						

Note 1: This register is unimplemented on PIC24FXXKL20X/10X devices; maintain as '0'.

	11.0				11.0				
	0-0		K/VV-U		0-0				
bit 15	N	USIDE		R I SIVID	_	UEINI	UEINU hit 2		
bit 10							bit 0		
R/C-0, H	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7	- I			1			bit 0		
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable b	it			
R = Reada	able bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15		DTy Enchlo hit							
DIL 15	1 = UARTx is	s enabled: all U	ARTx nins are	controlled by I	IARTx as defin	ned by UEN<1.0)>		
	0 = UARTx is minimal	s disabled; all U	IARTx pins ar	e controlled by	port latches, l	JARTx power c	onsumption is		
bit 14	Unimplemen	ted: Read as '0	,						
bit 13	USIDL: UAR	Tx Stop in Idle M	lode bit						
	1 = Discontin 0 = Continue	ues module op s module opera	eration when o tion in Idle mo	device enters lo ode	lle mode				
bit 12	IREN: IrDA [®]	Encoder and De	ecoder Enable	e bit ⁽¹⁾					
	1 = IrDA ence0 = IrDA ence	 1 = IrDA encoder and decoder are enabled 0 = IrDA encoder and decoder are disabled 							
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	t					
	$1 = \frac{\text{UxRTS}}{\text{UxRTS}} p$ 0 = UxRTS p	in is in Simplex in is in Flow Co	mode ntrol mode						
bit 10	Unimplemen	ted: Read as '0	,						
bit 9-8	UEN<1:0>: ∪	ARTx Enable b	its ⁽²⁾						
	11 = UxTX, 10 = UxTX, 01 = UxTX, 00 = UxTX a port late	UxRX and UxB(UxRX, UxCTS a UxRX and UxR and UxRX pins a ches	CLK <u>pins are</u> e and UxRTS pin TS pins are er are enabled ar	enabled and us ns are enabled nabled and use nd used; UxCTS	ed; UxCTS pin an <u>d used</u> d; UxCTS pin i and UxRTS/U	is controlled by s controlled by p JxBCLK pins are	v port latches port latches e controlled by		
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit				
	1 = UARTx v cleared in 0 = No wake	vill continue to n hardware on t -up is enabled	sample the U he following ri	IxRX pin; interr sing edge	upt is generat	ed on the fallin	ig edge, bit is		
bit 6	LPBACK: UA	RTx Loopback	Mode Select I	bit					
	1 = Enables 0 = Loopbacl	Loopback mode k mode is disab	e led						
bit 5	ABAUD: Auto	o-Baud Enable I	oit						
	1 = Enables cleared in 0 = Baud rate	baud rate meas n hardware upo e measurement	urement on th n completion is disabled or	ne next charactor completed	er – requires re	eception of a Sy	nc field (55h);		
bit 4	RXINV: Rece	ive Polarity Inve	ersion bit						
	1 = UxRX IdI 0 = UxRX IdI	e state is '0' e state is '1'							
Note 1:	This feature is is a	only available fo	or the 16x BR	G mode (BRGH	= 0).				
2:	Bit availability der	pends on pin av	ailability.		•,.				

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

23.4 Watchdog Timer (WDT)

For the PIC24F16KL402 family of devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the Configuration bits, WDTPS<3:0> (FWDT<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled in hardware (FWDTEN<1:0> = 11), it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.



The WDT Time-out Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The	CLRWDT	and	PWRSAV	instructions
	clear	the prese	caler	and posts	caler counts
	wher	n execute	d.		

23.4.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction, executed before that window, causes a WDT Reset similar to a WDT time-out.

Windowed WDT mode is enabled by programming the Configuration bit, WINDIS (FWDT<6>), to '0'.

23.4.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When both the FWDTEN<1:0> Configuration bits are set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN<1:0> Configuration bits have been programmed to '10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. When the FWTEN<1:0> bits are set to '01', the WDT is enabled only in Run and Idle modes, and is disabled in Sleep. Software control of the WDT SWDTEN bit (RCON<5>) is disabled with this setting.



24.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

24.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	£	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	£	f = f - WREG - (C)	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, Z
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, Z
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C, DC, N, OV, Z
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C, DC, N. OV. Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Parameter No.	Typical ⁽¹⁾	Max	Units	Units Conditions			
IDD Current							
DC20	0.154	0.350	mA	1.8V	+85V°C		
	0.301	0.630		3.3V		0.5 MIPS, Fosc = 1 MHz	
	—	.500		1.8V	±125°C		
	—	.800	IIIA	3.3V	+125 C		
DC22	0.300	—	mA	1.8V	+85°C	1 MIPS, Fosc = 2 MHz	
	0.585			3.3V			
DC24	7.76	12.0	~^^	3.3V	+85°C	16 MIPS,	
	—	18.0	IIIA	3.3V	+125°C	Fosc = 32 MHz	
DC26	1.44			1.8V	+95°C	FRC (4 MIPS),	
	2.71	—	IIIA	3.3V	+00 C	Fosc = 8 MHz	
DC30	4.00	28.0	μA	1.8V	+85°C	LPRC (15.5 KIPS), Fosc = 31 kHz	
	9.00	55.0		3.3V			
		45.0	μΑ	1.8V	+125°C		
	_	90.0		3.3V			

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)⁽²⁾

Note 1: Data in the Typical column is at 3.3V, +25°C, unless otherwise stated.

2: IDD is measured with all peripherals disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled.

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)⁽²⁾

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Parameter No.	Typical ⁽¹⁾	Max	Units Conditions				
Idle Current (IIDLE)							
DC40	0.035	0.080	m (1.8V	+95°C		
	0.077	0.150	IIIA	3.3V	+05 C	0.5 MIPS,	
	—	0.160		1.8V	.405%0	1405%0	Fosc = 1 MHz
	—	0.300	IIIA	3.3V	+125 C		
DC42	0.076	—		1.8V	105°C	1 MIPS,	
	0.146	_	mA	3.3V	+85 C	Fosc = 2 MHz	
DC44	2.52	3.20	mA	3.3V	+85°C	16 MIPS,	
	—	5.00	mA	3.3V	+125°C	Fosc = 32 MHz	
DC46	0.45	—	mA	1.8V	195°C	FRC (4 MIPS),	
	0.76	—	mA	3.3V	+05 C	Fosc = 8 MHz	
DC50	0.87	18.0	μA	1.8V	105°C	LPRC (15.5 KIPS),	
	1.55	40.0	μA	3.3V	+85 0		
	—	27.0	μA	1.8V	110500	Fosc = 31 kHz	
	—	50.0	μA	3.3V	+125 C		

Note 1: Data in the Typical column is at 3.3V, +25°C, unless otherwise stated.

2: IIDLE is measured with all I/Os configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled.

Т

Timer1	115
Timer2	117
Timer3	119
Oscillator	119
Overflow Interrupt	119
Timer4	123
PR4 Register	123
TMR4 Register	123
TMR4 to PR4 Match Interrupt	123
Timing Diagrams	
Capture/Compare/PWM (ECCP1, ECCP2)	214
CLKO and I/O	212
Example SPI Master Mode (CKE = 0)	215
Example SPI Master Mode (CKE = 1)	216
Example SPI Slave Mode (CKE = 0)	217
Example SPI Slave Mode (CKE = 1)	218
External Clock	210
I ² C Bus Data	219
I ² C Bus Start/Stop Bits	219
MSSPx I ² C Bus Data	222
MSSPx I ² C Bus Start/Stop Bits	221
Timing Requirements	
A/D Conversion	224
Capture/Compare/PWM (ECCP1, ECCP2)	214
CLKO and I/O	212
Comparator	213
Comparator Voltage Reference Settling Time	213
External Clock	210
I ² C Bus Data (Slave Mode)	220
I ² C Bus Data Requirements (Master Mode)	222
I ² C Bus Start/Stop Bits (Master Mode)	221
I ² C Bus Start/Stop Bits (Slave Mode)	219
PLL Clock Specifications	211
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	213
SPI Mode (Master Mode, CKE = 0)	215
SPI Mode (Master Mode, CKE = 1)	216
SPI Slave Mode (CKE = 1)	218
Timing Requirements SPI Mode (Slave Mode,	
CKE = 0)	217

U

UART	149
Baud Rate Generator (BRG)	150
Break and Sync Transmit Sequence	151
IrDA Support	151
Operation of UxCTS and UxRTS Control Pins	151
Receiving in 8-Bit or 9-Bit Data Mode	151
Transmitting in 8-Bit Data Mode	151
Transmitting in 9-Bit Data Mode	151
Unique ID	182
w	

Watchdog Timer (WDT)	184
Windowed Operation	184
WWW Address	257
WWW, On-Line Support	7