



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 24 |
| Program Memory Size | 16KB (5.5K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24f16kl402-e-ss |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC24F16KL402 FAMILY

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS

| Function | Pin Number | | | I/O | Buffer | Description |
|----------|----------------------------------|---------------|--------------------------|-----|--------|---|
| | 20-Pin PDIP/ SSOP/ SOIC | 20-Pin QFN | 14-Pin PDIP/ TSSOP | | | |
| AN0 | 2 | 19 | 2 | I | ANA | A/D Analog Inputs. Not available on PIC24F16KL10X family devices. |
| AN1 | 3 | 20 | 3 | I | ANA | |
| AN2 | 4 | 1 | — | I | ANA | |
| AN3 | 5 | 2 | — | I | ANA | |
| AN4 | 6 | 3 | — | I | ANA | |
| AN9 | 18 | 15 | 12 | I | ANA | |
| AN10 | 17 | 14 | 11 | I | ANA | |
| AN11 | 16 | 13 | — | I | ANA | |
| AN12 | 15 | 12 | — | I | ANA | |
| AN13 | 7 | 4 | 4 | I | ANA | |
| AN14 | 8 | 5 | 5 | I | ANA | |
| AN15 | 9 | 6 | 6 | I | ANA | |
| AVDD | 20 | 17 | 14 | I | ANA | Positive Supply for Analog modules |
| AVSS | 19 | 16 | 13 | I | ANA | Ground Reference for Analog modules |
| CCP1 | 14 | 11 | 10 | I/O | ST | CCP1 Capture Input/Compare and PWM Output |
| CCP2 | 15 | 12 | 9 | I/O | ST | CCP2 Capture Input/Compare and PWM Output |
| C1INA | 8 | 5 | 5 | I | ANA | Comparator 1 Input A (+) |
| C1INB | 7 | 4 | 4 | I | ANA | Comparator 1 Input B (-) |
| C1INC | 5 | 2 | — | I | ANA | Comparator 1 Input C (+) |
| C1IND | 4 | 1 | — | I | ANA | Comparator 1 Input D (-) |
| C1OUT | 17 | 14 | 11 | O | — | Comparator 1 Output |
| CLK I | 7 | 4 | 9 | I | ANA | Main Clock Input |
| CLKO | 8 | 5 | 10 | O | — | System Clock Output |
| CN0 | 10 | 7 | 7 | I | ST | Interrupt-on-Change Inputs |
| CN1 | 9 | 6 | 6 | I | ST | |
| CN2 | 2 | 19 | 2 | I | ST | |
| CN3 | 3 | 20 | 3 | I | ST | |
| CN4 | 4 | 1 | — | I | ST | |
| CN5 | 5 | 2 | — | I | ST | |
| CN6 | 6 | 3 | — | I | ST | |
| CN8 | 14 | 11 | 10 | I | ST | |
| CN9 | — | — | — | I | ST | |
| CN11 | 18 | 15 | 12 | I | ST | |
| CN12 | 17 | 14 | 11 | I | ST | |
| CN13 | 16 | 13 | — | I | ST | |
| CN14 | 15 | 12 | — | I | ST | |
| CN21 | 13 | 10 | 9 | I | ST | |
| CN22 | 12 | 9 | 8 | I | ST | |
| CN23 | 11 | 8 | — | I | ST | |
| CN29 | 8 | 5 | 5 | I | ST | |
| CN30 | 7 | 4 | 4 | I | ST | |

Legend: TTL = TTL input buffer
ANA = Analog level input/output

ST = Schmitt Trigger input buffer
I²C = I²C™/SMBus input buffer

PIC24F16KL402 FAMILY

FIGURE 3-1: PIC24F CPU CORE BLOCK DIAGRAM




TABLE 3-1: CPU CORE REGISTERS

| Register(s) Name | Description |
|------------------|--|
| W0 through W15 | Working Register Array |
| PC | 23-Bit Program Counter |
| SR | ALU STATUS Register |
| SPLIM | Stack Pointer Limit Value Register |
| TBLPAG | Table Memory Page Address Register |
| PSVPAG | Program Space Visibility Page Address Register |
| RCOUNT | REPEAT Loop Counter Register |
| CORCON | CPU Control Register |

TABLE 4-6: TIMER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------------------|------|------------------------|--------|--------|--------|--------|--------|--------|--------|------------------------|------------------------|----------|----------|------------------|--------|---------|---------|------------|
| TMR1 | 0100 | Timer1 Register | | | | | | | | | | | | | | | | 0000 |
| PR1 | 0102 | Timer1 Period Register | | | | | | | | | | | | | | | | FFFF |
| T1CON | 0104 | TON | — | TSIDL | — | — | — | T1ECS1 | T1ECS0 | — | TGATE | TCKPS1 | TCKPS0 | — | TSYNC | TCS | — | 0000 |
| TMR2 | 0106 | — | — | — | — | — | — | — | — | Timer2 Register | | | | | | | | 0000 |
| PR2 | 0108 | — | — | — | — | — | — | — | — | Timer2 Period Register | | | | | | | | 00FF |
| T2CON | 010A | — | — | — | — | — | — | — | — | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 0000 |
| TMR3 | 010C | Timer3 Register | | | | | | | | | | | | | | | | 0000 |
| T3GCON | 010E | — | — | — | — | — | — | — | — | TMR3GE | T3GPOL | T3GTM | T3GSPM | T3GGO/ T3DONE | T3GVAL | T3GSS1 | T3GSS0 | 0000 |
| T3CON | 0110 | — | — | — | — | — | — | — | — | TMR3CS1 | TMR3CS0 | T3CKPS1 | T3CKPS0 | T3OSCEN | T3SYNC | — | TMR3ON | 0000 |
| TMR4 ⁽¹⁾ | 0112 | — | — | — | — | — | — | — | — | Timer4 Register | | | | | | | | 0000 |
| PR4 ⁽¹⁾ | 0114 | — | — | — | — | — | — | — | — | Timer4 Period Register | | | | | | | | 00FF |
| T4CON ⁽¹⁾ | 0116 | — | — | — | — | — | — | — | — | — | T4OUTPS3 | T4OUTPS2 | T4OUTPS1 | T4OUTPS0 | TMR4ON | T4CKPS1 | T4CKPS0 | 0000 |
| CCPTMRS0 ⁽¹⁾ | 013C | — | — | — | — | — | — | — | — | — | C3TSEL0 ⁽¹⁾ | — | — | C2TSEL0 | — | — | C1TSEL0 | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X family devices; read as '0'.

TABLE 4-7: CCP/ECCP REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------------------|------|--------|--------|--------|--------|--------|--------|-------|-------|---|--------------------|---------|---------|--------|--------|--------|--------|------------|
| CCP1CON | 0190 | — | — | — | — | — | — | — | — | PM1 ⁽¹⁾ | PM0 ⁽¹⁾ | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 0000 |
| CCPR1L | 0192 | — | — | — | — | — | — | — | — | Capture/Compare/PWM1 Register Low Byte | | | | | | | | 0000 |
| CCPR1H | 0194 | — | — | — | — | — | — | — | — | Capture/Compare/PWM1 Register High Byte | | | | | | | | 0000 |
| ECCP1DEL ⁽¹⁾ | 0196 | — | — | — | — | — | — | — | — | PRSEN | PDC6 | PDC5 | PDC4 | PDC3 | PDC2 | PDC1 | PDC0 | 0000 |
| ECCP1AS ⁽¹⁾ | 0198 | — | — | — | — | — | — | — | — | ECCPASE | ECCPAS2 | ECCPAS1 | ECCPAS0 | PSSAC1 | PSSAC0 | PSSBD1 | PSSBD0 | 0000 |
| PSTR1CON ⁽¹⁾ | 019A | — | — | — | — | — | — | — | — | CMPL1 | CMPL0 | — | STRSYNC | STRD | STRC | STRB | STRA | 0001 |
| CCP2CON | 019C | — | — | — | — | — | — | — | — | — | — | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 0000 |
| CCPR2L | 019E | — | — | — | — | — | — | — | — | Capture/Compare/PWM2 Register Low Byte | | | | | | | | 0000 |
| CCPR2H | 01A0 | — | — | — | — | — | — | — | — | Capture/Compare/PWM2 Register High Byte | | | | | | | | 0000 |
| CCP3CON ⁽¹⁾ | 01A8 | — | — | — | — | — | — | — | — | — | — | DC3B1 | DC3B0 | CCP3M3 | CCP3M2 | CCP3M1 | CCP3M0 | 0000 |
| CCPR3L ⁽¹⁾ | 01AA | — | — | — | — | — | — | — | — | Capture/Compare/PWM3 Register Low Byte | | | | | | | | 0000 |
| CCPR3H ⁽¹⁾ | 01AC | — | — | — | — | — | — | — | — | Capture/Compare/PWM3 Register High Byte | | | | | | | | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X family devices; read as '0'.

TABLE 4-10: PORTA REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 ⁽¹⁾ | Bit 6 | Bit 5 ⁽²⁾ | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|-------|-------|----------------------|--------|----------------------|--------|--------|--------|--------|--------|------------|
| TRISA | 02C0 | — | — | — | — | — | — | — | — | TRISA7 | TRISA6 | — | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 00DF |
| PORTA | 02C2 | — | — | — | — | — | — | — | — | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | xxxx |
| LATA | 02C4 | — | — | — | — | — | — | — | — | LATA7 | LATA6 | — | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | xxxx |
| ODCA | 02C6 | — | — | — | — | — | — | — | — | ODA7 | ODA6 | — | ODA4 | ODA3 | ODA2 | ODA1 | ODA0 | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These ports and their associated bits are unimplemented on 14-pin and 20-pin devices; read as '0'.

2: PORTA<5> is unavailable when MCLR functionality is enabled (MCLRE Configuration bit = 1).

TABLE 4-11: PORTB REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 ⁽¹⁾ | Bit 12 ⁽¹⁾ | Bit 11 ⁽²⁾ | Bit 10 ⁽²⁾ | Bit 9 | Bit 8 | Bit 7 ⁽¹⁾ | Bit 6 ⁽²⁾ | Bit 5 ⁽²⁾ | Bit 4 | Bit 3 ⁽²⁾ | Bit 2 ⁽¹⁾ | Bit 1 ⁽¹⁾ | Bit 0 | All Resets |
|-----------|------|---------|---------|-----------------------|-----------------------|-----------------------|-----------------------|--------|--------|----------------------|----------------------|----------------------|--------|----------------------|----------------------|----------------------|--------|------------|
| TRISB | 02C8 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
| PORTB | 02CA | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
| LATB | 02CC | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
| ODCB | 02CE | ODB15 | ODB14 | ODB13 | ODB12 | ODB11 | ODB10 | ODB9 | ODB8 | ODB7 | ODB6 | ODB5 | ODB4 | ODB3 | ODB2 | ODB1 | ODB0 | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These ports and their associated bits are unimplemented on 14-pin and 20-pin devices.

2: These ports and their associated bits are unimplemented in 14-pin devices.

TABLE 4-12: PAD CONFIGURATION REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|--------|--------|------------------------|------------------------|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|------------|
| PADCFG1 | 02FC | — | — | — | — | SDO2DIS ⁽¹⁾ | SCK2DIS ⁽¹⁾ | SDO1DIS | SCK1DIS | — | — | — | — | — | — | — | — | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X family devices; read as '0'.

PIC24F16KL402 FAMILY

5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of 1 row, 2 rows and 4 rows (32, 64 and 128 instructions) at a time, and to program one row at a time.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data is written to program memory using `TBLWT` instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of `TBLWT` instructions can be executed and a write will be successfully performed. However, 32 `TBLWT` instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of `TBLWT` instructions to load the buffers. Programming is performed by setting the control bits in the `NVMCON` register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

| |
|--|
| Note: Writing to a location multiple times without erasing it is not recommended. |
|--|

All of the Table Write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: `NVMCON` and `NVMKEY`.

The `NVMCON` register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

`NVMKEY` is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the `NVMKEY` register. For more information, refer to **Section 5.5 “Programming Operations”**.

5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the `WR` bit (`NVMCON<15>`) starts the operation and the `WR` bit is automatically cleared when the operation is finished.

PIC24F16KL402 FAMILY

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER

| | | | | | | | |
|------------|-------|-------|---------|-------|-----|-----|-----|
| R/SO-0, HC | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| WR | WREN | WRERR | PGMONLY | — | — | — | — |
| bit 15 | | | | bit 8 | | | |

| | | | | | | | |
|-------|-------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | ERASE | NVMOP5 ⁽¹⁾ | NVMOP4 ⁽¹⁾ | NVMOP3 ⁽¹⁾ | NVMOP2 ⁽¹⁾ | NVMOP1 ⁽¹⁾ | NVMOP0 ⁽¹⁾ |
| bit 7 | | | | bit 0 | | | |

| | | |
|-------------------|-----------------------------|--|
| Legend: | HC = Hardware Clearable bit | U = Unimplemented bit, read as '0' |
| R = Readable bit | W = Writable bit | SO = Settable Only bit |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

- bit 15 **WR:** Write Control bit (program or erase)
1 = Initiates a data EEPROM erase or write cycle (can be set but not cleared in software)
0 = Write cycle is complete (cleared automatically by hardware)
- bit 14 **WREN:** Write Enable bit (erase or program)
1 = Enables an erase or program operation
0 = No operation allowed (device clears this bit on completion of the write/erase operation)
- bit 13 **WRERR:** Flash Error Flag bit
1 = A write operation is prematurely terminated (any $\overline{\text{MCLR}}$ or WDT Reset during programming operation)
0 = The write operation completed successfully
- bit 12 **PGMONLY:** Program Only Enable bit
1 = Write operation is executed without erasing target address(es) first
0 = Automatic erase-before-write; write operations are preceded automatically by an erase of target address(es)
- bit 11-7 **Unimplemented:** Read as '0'
- bit 6 **ERASE:** Erase Operation Select bit
1 = Performs an erase operation when WR is set
0 = Performs a write operation when WR is set
- bit 5-0 **NVMOP<5:0>:** Programming Operation Command Byte bits⁽¹⁾
Erase Operations (when ERASE bit is '1'):
011010 = Erases 8 words
011001 = Erases 4 words
011000 = Erases 1 word
0100xx = Erases entire data EEPROM
Programming Operations (when ERASE bit is '0'):
001xxx = Writes 1 word

Note 1: These NVMOP configurations are unimplemented on PIC24F04KL10X and PIC24F08KL20X devices.

PIC24F16KL402 FAMILY

REGISTER 8-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

| | | | | | | | |
|--------|----------------------|----------------------|----------------------|-------|-----|-----|-----|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| — | T4IP2 ⁽¹⁾ | T4IP1 ⁽¹⁾ | T4IP0 ⁽¹⁾ | — | — | — | — |
| bit 15 | | | | bit 8 | | | |

| | | | | | | | |
|-------|------------------------|------------------------|------------------------|-------|-----|-----|-----|
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| — | CCP3IP2 ⁽¹⁾ | CCP3IP1 ⁽¹⁾ | CCP3IP0 ⁽¹⁾ | — | — | — | — |
| bit 7 | | | | bit 0 | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-12 **T4IP<2:0>:** Timer4 Interrupt Priority bits⁽¹⁾

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 11-7 **Unimplemented:** Read as '0'

bit 6-4 **CCP3IP:** Capture/Compare/PWM3 Interrupt Priority bits⁽¹⁾

111 = Interrupt is Priority 7 (highest priority interrupt)

•
•
•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 **Unimplemented:** Read as '0'

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

PIC24F16KL402 FAMILY

REGISTER 8-30: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

| | | | | | | | |
|--------|-----|-------|-----|------|------|------|-------|
| R-0 | r-0 | R/W-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
| CPUIRQ | r | VHOLD | — | ILR3 | ILR2 | ILR1 | ILR0 |
| bit 15 | | | | | | | bit 8 |

| | | | | | | | |
|-------|---------|---------|---------|---------|---------|---------|---------|
| U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| — | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUM0 |
| bit 7 | | | | | | | bit 0 |

| | | | |
|-------------------|------------------|------------------------------------|--------------------|
| Legend: | r = Reserved bit | | |
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

- bit 15 **CPUIRQ:** Interrupt Request from Interrupt Controller CPU bit
1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this will happen when the CPU priority is higher than the interrupt priority)
0 = No interrupt request is left unacknowledged
- bit 14 **Reserved:** Maintain as '0'
- bit 13 **VHOLD:** Vector Hold bit
Allows Vector Number Capture and Changes What Interrupt is Stored in the VECNUM bit:
1 = VECNUM<6:0> will contain the value of the highest priority pending interrupt, instead of the current interrupt
0 = VECNUM<6:0> will contain the value of the last Acknowledged interrupt (last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending)
- bit 12 **Unimplemented:** Read as '0'
- bit 11-8 **ILR<3:0>:** New CPU Interrupt Priority Level bits
1111 = CPU Interrupt Priority Level is 15
•
•
•
0001 = CPU Interrupt Priority Level is 1
0000 = CPU Interrupt Priority Level is 0
- bit 7 **Unimplemented:** Read as '0'
- bit 6-0 **VECNUM<6:0>:** Vector Number of Pending Interrupt bits
0111111 = Interrupt vector pending is Number 135
•
•
•
0000001 = Interrupt vector pending is Number 9
0000000 = Interrupt vector pending is Number 8

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on MSSP, refer to the “*dsPIC33/PIC24 Family Reference Manual*”.

The Master Synchronous Serial Port (MSSP) module is an 8-bit serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, Shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C™)
 - Full Master mode
 - Slave mode (with general address call)

The SPI interface supports these modes in hardware:

- Master mode
- Slave mode
- Daisy-Chaining Operation in Slave mode
- Synchronized Slave operation

The I²C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode with 10-Bit And 7-Bit Addressing and Address Masking
- Byte NACKing
- Selectable Address and Data Hold and Interrupt Masking

17.1 I/O Pin Configuration for SPI

In SPI Master mode, the MSSP module will assert control over any pins associated with the SDOx and SCKx outputs. This does not automatically disable other digital functions associated with the pin, and may result in the module driving the digital I/O port inputs. To prevent this, the MSSP module outputs must be disconnected from their output pins while the module is in SPI Master mode. While disabling the module temporarily may be an option, it may not be a practical solution in all applications.

The SDOx and SCKx outputs for the module can be selectively disabled by using the SDOxDIS and SCKxDIS bits in the PADCFG1 register (Register 17-10). Setting the bit disconnects the corresponding output for a particular module from its assigned pin.

REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

| | |
|---------|--|
| bit 3 | BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode) |
| bit 2-1 | PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity |
| bit 0 | STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit |

Note 1: This feature is only available for the 16x BRG mode (BRGH = 0).

2: Bit availability depends on pin availability.

PIC24F16KL402 FAMILY

FIGURE 19-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM





FIGURE 19-3: A/D TRANSFER FUNCTION



23.5 Program Verification and Code Protection

For all devices in the PIC24F16KL402 family, code protection for the Boot Segment is controlled by the BSS<2:0> Configuration bits and the General Segment by the Configuration bit, GSS0. These bits inhibit external reads and writes to the program memory space. This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the Boot Segment and bit, GWRP, for the General Segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

23.6 In-Circuit Serial Programming

PIC24F16KL402 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

23.7 In-Circuit Debugger

When MPLAB® ICD 3, MPLAB REAL ICE™ or PICKit™ 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

PIC24F16KL402 FAMILY

24.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

24.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent® and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika®

PIC24F16KL402 FAMILY

FIGURE 26-5: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 26-22: CLKO AND I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 1.8V to 3.6V | | | | |
|--------------------|------|------------------------------------|---|--------------------|-----|-------|------------|
| | | | Operating temperature | | | | |
| | | | -40°C ≤ TA ≤ +85°C for Industrial | | | | |
| | | | -40°C ≤ TA ≤ +125°C for Extended | | | | |
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| DO31 | TioR | Port Output Rise Time | — | 10 | 25 | ns | |
| DO32 | TioF | Port Output Fall Time | — | 10 | 25 | ns | |
| DI35 | TINP | INTx pin High or Low Time (output) | 20 | — | — | ns | |
| DI40 | TRBP | CNx High or Low Time (input) | 2 | — | — | Tcy | |

Note 1: Data in “Typ” column is at 3.3V, +25°C unless otherwise stated.

PIC24F16KL402 FAMILY

FIGURE 26-7: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




TABLE 26-27: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|-----------|--------------------|--|-----|-----|-------|------------|
| 73 | TdIV2sCH, TdIV2sCL | Setup Time of SDIx Data Input to SCKx Edge | 20 | — | ns | |
| 74 | TsCH2dIL, TsCL2dIL | Hold Time of SDIx Data Input to SCKx Edge | 40 | — | ns | |
| 75 | TDoR | SDOx Data Output Rise Time | — | 25 | ns | |
| 76 | TDoF | SDOx Data Output Fall Time | — | 25 | ns | |
| 78 | TsCR | SCKx Output Rise Time (Master mode) | — | 25 | ns | |
| 79 | TsCF | SCKx Output Fall Time (Master mode) | — | 25 | ns | |
| | FsCK | SCKx Frequency | — | 10 | MHz | |

PIC24F16KL402 FAMILY

TABLE 26-32: I²C™ BUS DATA REQUIREMENTS (SLAVE MODE)

| Param. No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|------------|---------------------|---|--------------|-------------------------|------|-----------------|---|
| 100 | T _{HIGH} | Clock High Time | 100 kHz mode | 4.0 | — | μs | Must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 0.6 | — | μs | Must operate at a minimum of 10 MHz |
| | | | MSSP module | 1.5 | — | T _{CY} | |
| 101 | T _{LOW} | Clock Low Time | 100 kHz mode | 4.7 | — | μs | Must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 1.3 | — | μs | Must operate at a minimum of 10 MHz |
| | | | MSSP module | 1.5 | — | T _{CY} | |
| 102 | T _R | SDA _x and SCL _x Rise Time | 100 kHz mode | — | 1000 | ns | |
| | | | 400 kHz mode | 20 + 0.1 C _B | 300 | ns | C _B is specified to be from 10 to 400 pF |
| 103 | T _F | SDA _x and SCL _x Fall Time | 100 kHz mode | — | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1 C _B | 300 | ns | C _B is specified to be from 10 to 400 pF |
| 90 | T _{SU:STA} | Start Condition Setup Time | 100 kHz mode | 4.7 | — | μs | Only relevant for Repeated Start condition |
| | | | 400 kHz mode | 0.6 | — | μs | |
| 91 | T _{HD:STA} | Start Condition Hold Time | 100 kHz mode | 4.0 | — | μs | After this period, the first clock pulse is generated |
| | | | 400 kHz mode | 0.6 | — | μs | |
| 106 | T _{HD:DAT} | Data Input Hold Time | 100 kHz mode | 0 | — | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| 107 | T _{SU:DAT} | Data Input Setup Time | 100 kHz mode | 250 | — | ns | (Note 2) |
| | | | 400 kHz mode | 100 | — | ns | |
| 92 | T _{SU:STO} | Stop Condition Setup Time | 100 kHz mode | 4.7 | — | μs | |
| | | | 400 kHz mode | 0.6 | — | μs | |
| 109 | T _{AA} | Output Valid from Clock | 100 kHz mode | — | 3500 | ns | (Note 1) |
| | | | 400 kHz mode | — | — | ns | |
| 110 | T _{BUF} | Bus Free Time | 100 kHz mode | 4.7 | — | μs | Time the bus must be free before a new transmission can start |
| | | | 400 kHz mode | 1.3 | — | μs | |
| D102 | C _B | Bus Capacitive Loading | | — | 400 | pF | |


Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL_x to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C™ bus device can be used in a Standard mode I²C bus system, but the requirement, T_{SU:DAT} ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL_x signal. If such a device does stretch the LOW period of the SCL_x signal, it must output the next data bit to the SDA_x line, T_R max. + T_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL_x line is released.

PIC24F16KL402 FAMILY

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits | Units | MILLIMETERS | | |
|--------------------------|-------|-------------|------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 1.27 BSC | | |
| Contact Pad Spacing | C | | 9.40 | |
| Contact Pad Width (X20) | X | | | 0.60 |
| Contact Pad Length (X20) | Y | | | 1.95 |
| Distance Between Pads | Gx | 0.67 | | |
| Distance Between Pads | G | 7.45 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

PIC24F16KL402 FAMILY

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|--------------------------|----|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC | | |
| Contact Pad Spacing | C | | 7.20 | |
| Contact Pad Width (X28) | X1 | | | 0.45 |
| Contact Pad Length (X28) | Y1 | | | 1.75 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A