

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16kl402-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	
3.0	СРИ	
4.0	Memory Organization	31
5.0	Flash Program Memory	47
6.0	Data EEPROM Memory	53
7.0	Resets	59
8.0	Interrupt Controller	65
9.0	Oscillator Configuration	
10.0	Power-Saving Features	105
11.0	I/O Ports	111
12.0	Timer1	115
13.0	Timer2 Module	117
14.0	Timer3 Module	119
15.0		
16.0	Capture/Compare/PWM (CCP) and Enhanced CCP Modules	125
17.0	Master Synchronous Serial Port (MSSP)	135
18.0	Universal Asynchronous Receiver Transmitter (UART)	149
19.0	10-Bit High-Speed A/D Converter	157
20.0		
21.0	Comparator Voltage Reference	171
22.0	High/Low-Voltage Detect (HLVD)	173
23.0	Special Features	175
24.0	Development Support	187
25.0	Instruction Set Summary	191
26.0		
27.0	Packaging Information	225
Appe	endix A: Revision History	251
Appe	endix B: Migrating from PIC18/PIC24 to PIC24F16KL402	251
Index	x	253
The I	Microchip Web Site	257
Cust	omer Change Notification Service	
Cust	omer Support	257
Prod	uct Identification System	259

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs); one each for read and write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility"). Depending on the particular device, PIC24F16KL402 family devices implement either 512 or 1024 words of data memory. If an EA points to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all the data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.




FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24F16KL402 FAMILY DEVICES⁽³⁾

Start Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0000								Working	Register 0								0000
0002								Working	Register 1								0000
0004								Working	Register 2								0000
0006								Working	Register 3								0000
8000								Working	Register 4								0000
000A								Working	Register 5								0000
000C								Working	Register 6								0000
000E								Working	Register 7								0000
0010								Working	Register 8								0000
0012								Working	Register 9								0000
0014								Working	Register 10								0000
0016								Working	Register 11								0000
0018								Working	Register 12								0000
001A								Working	Register 13								0000
001C								Working	Register 14								0000
001E							V	Vorking Regis	ter 15							_	0800
0020							Sta	ack Pointer Li	mit Value Reg	gister							xxxx
002E							Prog	gram Counter	Low Word Re	egister							0000
0030	_	_	_	_	_	_	_	_	_			Program C	ounter Reg	ister High By	/te		0000
0032	_	_	_	_	_	_	_	_			Table N	lemory Pag	ge Address	Register			0000
0034	_	_	_	_	_	_	_	_		Pr	ogram Spa	ace Visibilit	y Page Add	dress Registe	er		0000
0036							R	REPEAT LOOP	Counter Regi								xxxxx
0042	_	_	_	_	_	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
0044	_	_	_	_	_	_	_	_	_	_	_	_	IPL3	PSV	_	_	0000
0052		_						Disab	e Interrupts C	Counter Reg	ister			1			xxxx
	Addr 0000 0002 0004 0006 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0008 0010 0012 0014 0016 0018 0016 0017 0018 0018 0010 0012 0014 0020 0032 0034 0036 0042	Addr Bit 15 0000	Addr Bit 15 Bit 14 0000	Addr Bit 15 Bit 14 Bit 13 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0000 0002 0004 0006 0006 0006 0008 0006 0008 0006 0006 0008 0006 0008 0006 0008 0006 00010	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0000	Addr Bit 15 Bit 14 Bit 13 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0000	Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0000	Addr Bit 13 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0000	Addr Bit 13 Bit 13 Bit 13 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0000	Addr Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0000	Addr Bit 10 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 3 Bit 3 Bit 2 Bit 1 0000	Addr Bit 10 Bit 10 Bit 20 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 10 Bit 0 0000

TABLE 4-3: CPU CORE REGISTERS MAP

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								A/D Bu	uffer 0								xxxx
ADC1BUF1	0302		A/D Buffer 1 xxxxx															
AD1CON1	0320	ADON	—	ADSIDL	—	_	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	_		ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA		_	r		SMPI3	SMPI2	SMPI1	SMPI0	r	ALTS	0000
AD1CON3	0324	ADRC	EXTSAM	PUMPEN	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0			ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	—		—	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA		_	_	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12(1)	CSSL11 ⁽¹⁾	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	_	CSSL4 ⁽¹⁾	CSSL3 ⁽¹⁾	CSSL2 ⁽¹⁾	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0', r = reserved bit. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

TABLE 4-14: ANALOG SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ANCFG	04DE	_	—	—	—	_	_		_	_	_			_	—		VBGEN	0000
ANSA	04E0	-	_	-	—	_	-	_	_	_	_	_	_	ANSA3	ANSA2	ANSA1	ANSA0	000F
ANSB	04E2	ANSB15	ANSB14	ANSB13	ANSB12 ⁽¹⁾	—	_	_	_	—	—	_	ANSB4	ANSB3(2)	ANSB2 ⁽¹⁾	ANSB1 ⁽¹⁾	ANSB0 ⁽¹⁾	F01F ⁽³⁾

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

2: These bits are unimplemented in 14-pin and 20-pin devices; read as '0'

3: Reset value for 28-pin devices is shown.

TABLE 4-15: COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL	—	_		_	_	C2EVT ⁽¹⁾	C1EVT	—	—	_		_	_	C2OUT	C1OUT	xxxx
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0634	CON	COE	CPOL	CLPWR	—	_	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	—	_	CCH1	CCH0	xxxx
CM2CON ⁽¹⁾	0636	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits and/or registers are unimplemented in PIC24FXXKL10X/20X devices; read as '0'.

	D 4 4 4 6	D 444 A	D 4 4 4 4									
R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
WR	WREN	WRERR	PGMONLY			—	—					
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	ERASE	NVMOP5 ⁽¹⁾	NVMOP4 ⁽¹⁾	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾					
bit 7							bit 0					
Legend:		HC = Hardware	e Clearable bit	U = Unimpler	mented bit, rea	ad as '0'						
R = Readable	bit	W = Writable b	it	SO = Settabl	e Only bit							
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 15	WR: Write Co	ontrol bit (progra	m or erase)									
				cvcle (can be s	et but not clea	red in software	e)					
	 1 = Initiates a data EEPROM erase or write cycle (can be set but not cleared in software) 0 = Write cycle is complete (cleared automatically by hardware) 											
bit 14	WREN: Write	Enable bit (eras	e or program)									
	1 = Enables a	in erase or prog	ram operation									
	0 = No operat	tion allowed (dev	vice clears this t	oit on completion	on of the write/	erase operatio	on)					
bit 13	WRERR: Flas	sh Error Flag bit										
	1 = A write o	operation is pre	maturely termir	nated (any MC	LR or WDT	Reset during	programming					
	operation	/										
		operation comp		ліу								
bit 12		Program Only En			<i>.</i>							
		eration is execute c erase-before-v				tically by an a	rade of torget					
	address(e		ville, wille oper	ations are pred		lucally by all e	lase of larger					
bit 11-7	•	ted: Read as '0'										
bit 6	-	e Operation Sel										
Sit o		an erase opera		s set								
		a write operatio										
bit 5-0	NVMOP<5:0>	. Programming	Operation Com	mand Byte bits	₃ (1)							
	Erase Operations (when ERASE bit is '1'):											
	011010 = Era	ases 8 words										
	011001 = Era											
	011000 = Era											
		ases entire data		• 'o')•								
	001xxx = Wr	Operations (wh ites 1 word	EILERASE DIL IS	<u> </u>								

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER

Note 1: These NVMOP configurations are unimplemented on PIC24F04KL10X and PIC24F08KL20X devices.

8.3 Interrupt Control and Status Registers

Depending on the particular device, the PIC24F16KL402 family of devices implements up to 28 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC7, ICP9, IPC12, ICP16, ICP18 and IPC20
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIV table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence listed in Table 8-2. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. The INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits are in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, also indicates the current CPU priority level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All interrupt registers are described in Register 8-3 through Register 8-30, in the following sections.

REGISTER 8-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	_		_	_	_
bit 15	•						bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	T3GIE	—	—	—	—	—
bit 7							bit 0

DIT	1

bit 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5	T3GIF: Timer3 External Gate Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled

Unimplemented: Read as '0' bit 4-0

REGISTER 8-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
_	—	—	—	—	BCL2IE ⁽¹⁾	SSP2IE ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

BCL2IE: MSSP2 I²C[™] Bus Collision Interrupt Enable bit⁽¹⁾ bit 2

- 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
- SSP2IF: MSSP2 SPI/I²C Event Interrupt Enable bit⁽¹⁾
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 Unimplemented: Read as '0'
- Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CNIP2	CNIP1	CNIP0	_	CMIP2	CMIP1	CMIP0
bit 15						•	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	BCL1IP2	BCL1IP1	BCL1IP0	—	SSP1IP2	SSP1IP1	SSP1IP0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	CNIP<2:0>:	Input Change N	Iotification Inte	rrupt Priority bit	ts		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	ipt source is dis	abled				
bit 11	Unimplemer	nted: Read as '	0'				
bit 10-8		Comparator Int					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1					
		pt source is dis					
bit 7	-	nted: Read as '					
bit 6-4		>: MSSP1 I ² C™		•	ity bits		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1					
		pt source is dis					
bit 3	-	nted: Read as '					
bit 2-0		>: MSSP1 SPI/		1 2	S		
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1 pt source is dis					

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and the type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits, for all enabled interrupt sources, may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The Clock Divider register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 9-3) allows the user to fine-tune the FRC oscillator. OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step-size is an approximation and is neither characterized nor tested.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0, HSC	R-0, HSC	R-0, HSC	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0, HSC	U-0	R-0, HSC ⁽²⁾	U-0	R/CO-0, HS	R/W-0 ⁽³⁾	R/W-0	R/W-0
CLKLOCK	—	LOCK	—	CF	SOSCDRV	SOSCEN	OSWEN
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit		
HS = Hardware Settable bit	CO = Clearable Only bit	SO = Settable Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12 COSC<2:0>: Current Oscillator Selection bits

- 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = 8 MHz FRC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽¹⁾

- 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = 8 MHz FRC Oscillator (FRC)

Note 1: Reset values for these bits are determined by the FNOSC<2:0> Configuration bits.

- 2: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input rather than an external crystal (SOSCSRC = 0), this bit has no effect.

14.0 TIMER3 MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Timers, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704).

The Timer3 timer/counter modules incorporate these features:

- Software-selectable operation as a 16-bit timer or counter
- One 16-bit readable and writable Timer Value register

- Selectable clock source (internal or external) with device clock, SOSC or LPRC oscillator options
- · Interrupt-on-overflow
- Multiple timer gating options, including:
 - User-selectable gate sources and polarity
 - Gate/toggle operation
 - Single Pulse (One-Shot) mode
- Module Reset on ECCP Special Event Trigger

The Timer3 module is controlled through the T3CON register (Register 14-1). A simplified block diagram of the Timer3 module is shown in Figure 14-1.

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.




FIGURE 14-1: TIMER3 BLOCK DIAGRAM

REGISTER 16-4: ECCP1DEL: ECCP1 ENHANCED PWM CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	_	—
bit 15	•	•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
bit 7	·	•					bit 0
Legend:							
R = Readable bit		W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	Unimplemer	ted: Read as '0)'				
bit 7	PRSEN: PW	M Restart Enab	le bit				
	1 = Upon au	to-shutdown, the	e ECCPASE b	it clears automa	tically once the	e shutdown eve	ent goes away;
		I restarts autom					
	0 = Upon au	to-shutdown, E0	CCPASE must	be cleared by s	software to res	tart the PWM	
bit 6-0	PDC<6:0>: F	WM Delay Cou	nt bits				
bit 6-0		WM Delay Counter of Fcy (Fc		between the sc	heduled time	when a PWM	signal should

Note 1: This register is implemented only on PIC24FXXKL40X/30X devices.

NOTES:

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN		USIDL	IREN ⁽¹⁾	RTSMD		UEN1	UEN0
bit 15							bit 8
R/C-0, HC		R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
1			L :4			L	
Legend:	bla bit	C = Clearable W = Writable t			re Clearable bit		
R = Readat			DIC	•	nented bit, read		
-n = Value a		'1' = Bit is set		'0' = Bit is clea	areo	x = Bit is unkn	own
bit 15		ARTx Enable bit					
DIUTS		s enabled; all U/	NPTy nine are	controlled by I		ed by LIENZ1.0	
		s disabled; all U					
bit 14	-	ted: Read as '0	,				
bit 13	-	Tx Stop in Idle N					
		nues module op		device enters lo	lle mode		
		es module opera					
bit 12		Encoder and De					
		oder and decod					
bit 11		boder and decod					
		oin is in Simplex		L			
		oin is in Flow Co					
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	UEN<1:0>: L	JARTx Enable b	its ⁽²⁾				
	10 = UxTX, 01 = UxTX,	UxRX and UxB(UxRX, UxCTS a UxRX and UxR and UxRX pins a ches	and UxRTS pir TS pins are er	ns are enabled habled and use	an <u>d used</u> d; UxCTS pin is	controlled by	port latches
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit		
	cleared i	will continue to n hardware on t			upt is generate	ed on the fallin	g edge, bit is
bit 6		-up is enabled ARTx Loopback	Mode Select I	oit			
DILO		Loopback mode		JIL			
		k mode is disab					
bit 5	ABAUD: Aut	o-Baud Enable I	oit				
	cleared i	baud rate meas n hardware upo e measurement	n completion		er – requires re	ception of a Sy	nc field (55h);
bit 4		eive Polarity Inve					
	1 = UxRX Id	-					
	0 = UxRX Id						
	This feature is is Bit availability de			G mode (BRGH	l = 0).		

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

REGISTER 20-1: CMxCON: COMPARATOR x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR		_	CEVT	COUT
bit 15			•		•		bit
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	⁽¹⁾ EVPOL0 ⁽¹⁾		CREF			CCH1	CCH0
bit 7							bit
Legend:							
R = Reada	abla bit	W = Writable	hit		montod bit roo	d aa '0'	
					nented bit, rea		
-n = Value	atPOR	'1' = Bit is se	['0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	CON: Compa	arator Enable b	it				
	•	ator is enabled					
		ator is disabled					
bit 14	COE: Compa	arator Output E	nable bit				
			resent on the C	kOUT pin			
	-	ator output is in	-				
bit 13		•	Polarity Select b	bit			
		ator output is in ator output is ne					
bit 12	-	-	Power Mode Se	loct hit			
		•	Low-Power mo				
			perate in Low-Po				
bit 11-10	Unimplemer	ted: Read as	0'				
bit 9	CEVT: Comp	arator Event bi	t				
	1 = Compara	ator event defir	ned by EVPOL<	1:0> has occu	ırred; subsequ	ent triggers and	interrupts a
		until the bit is o					
	-	ator event has					
bit 8		parator Output	bit				
	<u>When CPOL</u> 1 = VIN+ > V						
	0 = VIN + < V						
	When CPOL						
	1 = VIN+ < V						
	0 = VIN + > V						
bit 7-6			t/Interrupt Polar				
						ator output (whil	
						f the comparato of the comparato	
			t generation is o		Ign transition o		output
bit 5		nted: Read as	•				
bit 4	-		ice Select bits (non-invertina ii	nput)		
			nects to the inte	-			
			nects to the CxI		J		
Note 1:	If EVPOL<1:0> is	s set to a value	other than '00',	the first interr	upt generated	will occur on an	y transition c
	COUT, regardles						
	bits setting.						

2: Unimplemented on 14-pin (PIC24FXXKL100/200) devices.

REGISTER 23-3: FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-0	R/P-0	R/P-1
IESO	LPRCSEL	SOSCSRC		—	FNOSC2	FNOSC1	FNOSC0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IESO: Internal External Switchover bit
	 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled) 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
bit 6	LPRCSEL: Internal LPRC Oscillator Power Select bit
	1 = High-Power/High-Accuracy mode0 = Low-Power/Low-Accuracy mode
bit 5	SOSCSRC: Secondary Oscillator Clock Source Configuration bit
	 1 = SOSC analog crystal function is available on the SOSCI/SOSCO pins 0 = SOSC crystal is disabled; digital SCLKI function is selected on the SOSCO pin
bit 4-3	Unimplemented: Read as '0'
bit 2-0	FNOSC<2:0>: Oscillator Selection bits
	111 = 8 MHz FRC Oscillator with Divide-by-N (FRCDIV)
	110 = 500 kHz Low-Power FRC Oscillator with Divide-by-N (LPFRCDIV)
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = 8 MHz FRC Oscillator with Divide-by-N with PLL module (FRCDIV+PLL)

000 = 8 MHz FRC Oscillator (FRC)

DC CHARACTERISTIC	$\begin{tabular}{ c c c c c } \hline Standard Operating Conditions: 1.8V to 3.6V \\ Operating temperature -40°C \leq TA \leq +85°C for Industrial \\ -40°C \leq TA \leq +125°C for Extended \\ \hline \end{tabular}$							
Parameter No.	Typical ⁽¹⁾	Max	Units	Units Conditions				
IDD Current								
DC20	0.154	0.350	- mA	1.8V	+85V°C			
	0.301	0.630		3.3V		0.5 MIPS, Fosc = 1 MHz		
		.500	mA	1.8V	+125°C			
	—	.800		3.3V				
DC22	0.300	_	mA	1.8V	+85°C	1 MIPS,		
	0.585	_		3.3V		Fosc = 2 MHz		
DC24	7.76	12.0	mA	3.3V	+85°C	16 MIPS,		
		18.0		3.3V	+125°C	Fosc = 32 MHz		
DC26	1.44	_	m۸	1.8V	+85°C	FRC (4 MIPS), Fosc = 8 MHz		
	2.71		mA	3.3V				
DC30	4.00	28.0	μA	1.8V	+85°C	LPRC (15.5 KIPS), Fosc = 31 kHz		
	9.00	55.0		3.3V				
		45.0	- μΑ	1.8V	+125°C			
	_	90.0		3.3V				

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)⁽²⁾

Note 1: Data in the Typical column is at 3.3V, +25°C, unless otherwise stated.


2: IDD is measured with all peripherals disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled.

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)⁽²⁾

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Max	Units	its Conditions				
Idle Current (IIDLE)								
DC40	0.035	0.080	~^^	1.8V	+85°C			
	0.077	0.150	- mA	3.3V		0.5 MIPS,		
	_	0.160	mA	1.8V	+125°C	Fosc = 1 MHz		
	_	0.300		3.3V				
DC42	0.076	_	mA	1.8V	+85°C	1 MIPS, Fosc = 2 MHz		
	0.146	_		3.3V				
DC44	2.52	3.20	mA	3.3V	+85°C	16 MIPS,		
	_	5.00	mA	3.3V	+125°C	Fosc = 32 MHz		
DC46	0.45	—	mA	1.8V	+85°C	FRC (4 MIPS),		
	0.76	—	mA	3.3V	+00 C	Fosc = 8 MHz		
DC50	0.87	18.0	μA	1.8V	105%0			
	1.55	40.0	μA	3.3V	+85°C	LPRC (15.5 KIPS),		
	—	27.0	μA	1.8V	+125°C	Fosc = 31 kHz		
	_	50.0	μA	3.3V				

Note 1: Data in the Typical column is at 3.3V, +25°C, unless otherwise stated.

2: IIDLE is measured with all I/Os configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled.






TABLE 26-22: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard O Operating te	• •	onditions:	1.8V to 3.6V -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended		
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
DO31	TioR	Port Output Rise Time	_	10	25	ns	
DO32	TIOF	Port Output Fall Time	—	10	25	ns	
DI35	Tinp	INTx pin High or Low Time (output)	20	—	—	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	_	Тсү	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
Device Supply										
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 1.8	—	Lesser of: VDD + 0.3 or 3.6	V				
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V				
Reference Inputs										
AD05	VREFH	Reference Voltage High	AVss + 1.7	_	AVdd	V				
AD06	VREFL	Reference Voltage Low	AVss	—	AVDD - 1.7	V				
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	—	AVDD + 0.3	V				
Analog Input										
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	(Note 1)			
AD11	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V				
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V				
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	—	2.5K	Ω	10-bit			
			A/D A	ccuracy	1					
AD20b	NR	Resolution	—	10	—	bits				
AD21b	INL	Integral Nonlinearity	_	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD22b	DNL	Differential Nonlinearity	—	±1	±1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD23b	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD24b	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD25b		Monotonicity	_	_	_		(Note 2)			

TABLE 26-35: A/D MODULE SPECIFICATIONS

Note 1: Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.

2: The A/D conversion result never decreases with an increase in the input voltage.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support