

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (5.5K x 24)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24f16kl402t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Pin Diagrams: PIC24FXXKL302/402



		Pin N	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
AN0	2	19	2	27	I	ANA	A/D Analog Inputs. Not available on PIC24F16KL30X
AN1	3	20	3	28	I	ANA	family devices.
AN2	4	1	4	1	I	ANA	
AN3	5	2	5	2	I	ANA	
AN4	6	3	6	3	Ι	ANA	
AN5	_	_	7	4	Ι	ANA	
AN9	18	15	26	23	I	ANA	
AN10	17	14	25	22	Ι	ANA	
AN11	16	13	24	21	Ι	ANA	
AN12	15	12	23	20	Ι	ANA	
AN13	7	4	9	6	Ι	ANA	
AN14	8	5	10	7	I	ANA	
AN15	9	6	11	8	I	ANA	
ASCL1	_	_	15	12	I/O	I <sup>2</sup> C™	Alternate MSSP1 I <sup>2</sup> C Clock Input/Output
ASDA1	_	_	14	11	I/O	l <sup>2</sup> C	Alternate MSSP1 I <sup>2</sup> C Data Input/Output
AVdd	20	17	28	25	Ι	ANA	Positive Supply for Analog modules
AVss	19	16	27	24	Ι	ANA	Ground Reference for Analog modules
CCP1	14	11	20	17	I/O	ST	CCP1/ECCP1 Capture Input/Compare and PWM Output
CCP2	15	12	23	20	I/O	ST	CCP2 Capture Input/Compare and PWM Output
CCP3	13	10	19	16	I/O	ST	CCP3 Capture Input/Compare and PWM Output
C1INA	8	5	7	4	I	ANA	Comparator 1 Input A (+)
C1INB	7	4	6	3	I	ANA	Comparator 1 Input B (-)
C1INC	5	2	5	2	I	ANA	Comparator 1 Input C (+)
C1IND	4	1	4	1	I	ANA	Comparator 1 Input D (-)
C1OUT	17	14	25	22	0	_	Comparator 1 Output
C2INA	5	2	5	2	I	ANA	Comparator 2 Input A (+)
C2INB	4	1	4	1	I	ANA	Comparator 2 Input B (-)
C2INC	8	5	7	4	Ι	ANA	Comparator 2 Input C (+)
C2IND	7	4	6	3	Ι	ANA	Comparator 2 Input D (-)
C2OUT	14	11	20	17	0		Comparator 2 Output
CLK I	7	4	9	6	Ι	ANA	Main Clock Input
CLKO	8	5	10	7	0	_	System Clock Output

#### TABLE 1-4: PIC24F16KL40X/30X FAMILY PINOUT DESCRIPTIONS

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer  $I^2C = I^2C^{TM}/SMBus$  input buffer

# 4.0 MEMORY ORGANIZATION

As Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and bussing. This architecture also allows the direct access of program memory from the data space during code execution.

#### 4.1 **Program Address Space**

The program address memory space of the PIC24F16KL402 family is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or data space remapping, as described in **Section 4.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24F16KL402 family of devices are shown in Figure 4-1.

## FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24F16KL402 FAMILY DEVICES

	PIC24F04KLXXX	PIC24F08KL2XX	PIC24F08KL3XX		PIC24F08KL4XX	PIC24F16KLXXX	
	GOTO Instruction Reset Address Interrupt Vector Table Reserved Alternate Vector Table Flash Program Memory (1408 instructions)	GOTO Instruction Reset Address Interrupt Vector Table Reserved Alternate Vector Table Flash	GOTO Instruction Reset Address Interrupt Vector Table Reserved Alternate Vector Table Flash		GOTO Instruction Reset Address Interrupt Vector Table Reserved Alternate Vector Table Flash	GOTO Instruction Reset Address Interrupt Vector Table Reserved Alternate Vector Table	000000h 00002h 00004h 0000FEh 000100h 000104h 0001FEh 000200h
User Memory Space		Program Memory (2816 instructions)	 Program Memory (2816 instructions)	-	Program Memory (2816 instructions)	 Flash Program Memory (5632 instructions)	- 000AFEh
User Me	Unimplemented Read '0'	Unimplemented Read '0'	Unimplemented Read '0'		Unimplemented Read '0'	Unimplemented	002BFEh
			 Data EEPROM (256 bytes)	- 	Data EEPROM (512 bytes)	 Read '0' Data EEPROM (512 bytes)	<ul> <li>7FFE00h</li> <li>7FFF00h</li> <li>7FFFFFh</li> <li>800000h</li> </ul>
Ī	Reserved	Reserved	Reserved		Reserved	Reserved	800800h
ace	Unique ID	Unique ID	Unique ID		Unique ID	Unique ID	800802h 800808h
lory Sp	Reserved	Reserved	Reserved		Reserved	Reserved	80080Ah
Mem	Device Config Registers	Device Config Registers	Device Config Registers		Device Config Registers	Device Config Registers	F80000h F8000Eh
Configuration Memory Space	Reserved	Reserved	Reserved		Reserved	Reserved	F80010h FEFFFEh
	DEVID (2)	DEVID (2)	DEVID (2)		DEVID (2)	DEVID (2)	FF0000h FFFFFFh

Note: Memory areas are not displayed to scale.

#### TABLE 4-16: SYSTEM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	SBOREN	—	—	_	CM	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	_	LOCK	_	CF	SOSCDRV	SOSCEN	OSWEN	(Note 2)
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_	_	_	_	_	_	3100
OSCTUN	0748	_	_	_	_	_	_	_	_	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000
REFOCON	074E	ROEN		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	_	_	_	_	_	_	_	0000
HLVDCON	0756	HLVDEN	-	HLSIDL	_	—	_	_	_	VDIR	BGVST	IRVST	-	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on configuration fuses and by type of Reset.

#### TABLE 4-17: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	PGMONLY		_	_		—	ERASE	NVMOP5	NVMOP4	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMKEY	0766	_	-	-	—	—		_					NVM Key	/ Register				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-18: ULTRA LOW-POWER WAKE-UP REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ULPWCON	0768	ULPEN	_	ULPSIDL		—	_		ULPSINK		_		_	_		_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-19: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	T4MD	T3MD	T2MD	T1MD	_	_		SSP1MD	U2MD	U1MD		—	_		ADC1MD	0000
PMD2	0772	_	—	—	_	—	—	_	-	_	_	—	_	—	CCP3MD	CCP2MD	CCP1MD	0000
PMD3	0774	_	_	_			CMPMD	_	-	—	_	_		—	_	SSP2MD	—	0000
PMD4	0776		_	_	_	_	_	-	—	ULPWUMD		_	EEMD	REFOMD	—	HLVDMD	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS30001037C-page 42

#### REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0, HC	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY <sup>(4)</sup>	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ERASE	NVMOP5 <sup>(1)</sup>	NVMOP4 <sup>(1)</sup>	NVMOP3 <sup>(1)</sup>	NVMOP2 <sup>(1)</sup>	NVMOP1 <sup>(1)</sup>	NVMOP0 <sup>(1)</sup>
bit 7							bit 0

Legend:	SO = Settable Only bit	HC = Hardware Clearab	le bit
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit
'0' = Bit is cleared	x = Bit is unknown	U = Unimplemented bit,	read as '0'

bit 15	WR: Write Control bit
	<ul> <li>1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete</li> <li>0 = Program or erase operation is complete and inactive</li> </ul>
bit 14	WREN: Write Enable bit
	1 = Enables Flash program/erase operations
	0 = Inhibits Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	<ul> <li>1 = An improper program or erase sequence attempt, or termination, has occurred (bit is set automatically on any set attempt of the WR bit)</li> </ul>
	0 = The program or erase operation completed normally
bit 12	PGMONLY: Program Only Enable bit <sup>(4)</sup>
bit 11-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	1 = Performs the erase operation specified by NVMOP<5:0> on the next WR command
	0 = Performs the program operation specified by NVMOP<5:0> on the next WR command
bit 5-0	NVMOP<5:0>: Programming Operation Command Byte bits <sup>(1)</sup>
	Erase Operations (when ERASE bit is '1'):
	1010xx = Erases entire boot block (including code-protected boot block) <sup>(2)</sup>
	1001xx = Erases entire memory (including boot block, configuration block, general block) <sup>(2)</sup>
	011010 = Erases 4 rows of Flash memory <sup>(3)</sup>
	011001 = Erases 2 rows of Flash memory <sup>(3)</sup>
	011000 = Erases 1 row of Flash memory <sup>(3)</sup> 0101xx = Erases entire configuration block (except code protection bits)
	0101xx = Erases entire comiguration block (except code protection bits) $0100xx = \text{Erases entire data EEPROM^{(4)}}$
	0011xx = Erases entire general memory block programming operations
	0001xx = Writes 1 row of Flash memory (when ERASE bit is '0') <sup>(3)</sup>
	All other combinations of the NVMOP<5:0> bits are no operation.
2:	Available in ICSP™ mode only. Refer to the device programming specification.

- 3: The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM. It is implemented only in devices with data EEPROM.

. .. . \_

.....

# **REGISTER 7-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 3
   SLEEP: Wake-up from Sleep Flag bit

   1 = Device has been in Sleep mode

   0 = Device has not been in Sleep mode

   bit 2
   IDLE: Wake-up from Idle Flag bit

   1 = Device has been in Idle mode

   0 = Device has not been in Idle mode

   0 = Device has not been in Idle mode

   bit 1
   BOR: Brown-out Reset Flag bit

   1 = A Brown-out Reset has occurred (the BOR is also set after a POR)

   0 = A Brown-out Reset has not occurred

   bit 0
   POR: Power-on Reset Flag bit
  - 1 = A Power-up Reset has occurred
    - 0 = A Power-up Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
  - **3:** The SBOREN bit is forced to '0' when disabled by the Configuration bits, BOREN<1:0> (FPOR<1:0>). When the Configuration bits are set to enable SBOREN, the default Reset state will be '1'.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

#### TABLE 7-1: RESET FLAG BIT OPERATION

**Note:** All Reset flag bits may be set or cleared by the user software.

#### 7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. For more information, see **Section 9.0** "Oscillator **Configuration**".

# TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSCx Configuration bits
BOR	(FNOSC<10:8>)
MCLR	COSCx Control bits
WDTO	(OSCCON<14:12>)
SWR	

### REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
NVMIF	_	AD1IF	U1TXIF	U1RXIF			T3IF
bit 15							bit 8
	5444.6			5444			5444.6
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
T2IF	CCP2IF	—	—	T1IF	CCP1IF	—	INTOIF
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
bit 15	NVMIF: NVM	I Interrupt Flag	Status bit				
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 14	-	ted: Read as '					
bit 13	<b>AD1IF:</b> A/D (	Conversion Cor	nplete Interrup	t Flag Status bit	t		
		request has oc					
h:1 40	-	request has no		Otatus hit			
bit 12		RT1 Transmitter		Status bit			
		request has no					
bit 11	-	RT1 Receiver In		tatus bit			
		request has oc					
	0 = Interrupt	request has no	t occurred				
bit 10-9	Unimplemer	ted: Read as '	0'				
bit 8	T3IF: Timer3	Interrupt Flag	Status bit				
	•	request has oc					
		request has no					
bit 7		Interrupt Flag					
		request has oc request has no					
bit 6		-		ot Flag Status b	it		
	•	request has oc					
	0 = Interrupt	request has no	t occurred				
bit 5-4	Unimplemer	ted: Read as '	0'				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	•	request has oc request has no					
bit 2	-	-		ot Flag Status b	it (ECCP1 on F	PIC24FXXKL40	)X devices)
	1 = Interrupt	request has oc	curred	0	Υ.		,
L:1 4	-	request has no					
bit 1	-	ted: Read as '					
bit 0		rnal Interrupt 0 request has oc	-				

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0			
NVMIE		AD1IE	U1TXIE	U1RXIE	—	_	T3IE			
bit 15							bit 8			
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0			
T2IE	CCP2IE	_		T1IE	CCP1IE	—	INTOIE			
bit 7							bit C			
Legend:										
R = Readab	le bit	W = Writable t	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
L:4 / C			- 1-14							
bit 15		/I Interrupt Enabl request is enabl								
		request is not er								
bit 14	Unimpleme	nted: Read as '0	,							
bit 13	AD1IE: A/D	Conversion Com	plete Interrup	t Enable bit						
		request is enabl								
L:1 40	-	request is not er		<b>bla b</b> :4						
bit 12		<b>U1TXIE:</b> UART1 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled								
		request is not er								
bit 11	U1RXIE: UA	RT1 Receiver In	terrupt Enable	e bit						
		request is enabl								
	-	request is not er								
bit 10-9	-	nted: Read as '0								
bit 8		3 Interrupt Enable								
		request is enabl request is not er								
bit 7		2 Interrupt Enable								
		request is enabl								
	0 = Interrupt	request is not er	nabled							
bit 6		pture/Compare/F	-	ot Enable bit						
		request is enabl request is not er								
bit 5-4		nted: Read as '0								
bit 3	-	Interrupt Enable								
bit 5		request is enabl								
		request is not er								
bit 2	CCP1IE: Ca	pture/Compare/F	WM1 Interru	ot Enable bit						
		request is enabl								
L:1 4		request is not er								
bit 1	-	nted: Read as '0								
bit 0		rnal Interrupt 0 E request is enabl								
		TEQUEST IS ETIDDI	6U							

#### REGISTER 8-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
_	—	—	—	—	—	—	HLVDIE				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0				
		<u> </u>		—	U2ERIE <sup>(1)</sup>	U1ERIE					
bit 7		bit 0									
Legend:											
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'											
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown											
bit 15-9	Unimplemer	nted: Read as '	0'								
bit 8	HLVDIE: Hig	h/Low-Voltage	Detect Interrup	ot Enable bit							
		request is enat									
	•	request is not e									
bit 7-3	Unimplemer	nted: Read as '	0'								
bit 2	U2ERIE: UA	RT2 Error Inter	rupt Enable bit	(1)							
		request is enat									
	•	request is not e									
bit 1		RT1 Error Inter	•								
		<ul> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> </ul>									
bit 0		nted: Read as '									

Note 1: This bit is unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

#### REGISTER 8-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5


U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	—
bit 15				-			bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	ULPWUIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
<u>.</u>							
bit 15-1	Unimpleme	nted: Read as '	o'				
L:1 0			A				

bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable Bit


1 = Interrupt request is enabled

0 = Interrupt request is not enabled


### FIGURE 16-1: GENERIC CAPTURE MODE BLOCK DIAGRAM




### FIGURE 16-2: GENERIC COMPARE MODE BLOCK DIAGRAM



#### FIGURE 16-3: SIMPLIFIED PWM BLOCK DIAGRAM







### REGISTER 16-4: ECCP1DEL: ECCP1 ENHANCED PWM CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	_	—		
bit 15	•	•					bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PRSEN	PDC6	PDC5	PDC4	PDC3 PDC2 PDC1 PDC0					
bit 7	·	•					bit 0		
Legend:									
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-8	Unimplemer	ted: Read as '0	)'						
bit 7	PRSEN: PW	M Restart Enab	le bit						
	1 = Upon au	to-shutdown, the	e ECCPASE b	it clears automa	tically once the	e shutdown eve	ent goes away;		
		I restarts autom							
	0 = Upon au	to-shutdown, E0	CCPASE must	be cleared by s	software to res	tart the PWM			
bit 6-0	PDC<6:0>: F	WM Delay Cou	nt bits						
bit 6-0		WM Delay Counter of Fcy (Fc		between the sc	heduled time	when a PWM	signal <b>should</b>		

Note 1: This register is implemented only on PIC24FXXKL40X/30X devices.

# REGISTER 17-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I<sup>2</sup>C<sup>™</sup> MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—		—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>
bit 7							bit 0
Legend:							
R = Read		W = Writable bi	t	-	ented bit, read		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8	-	ted: Read as '0'					
bit 7		e Collision Detect	bit				
	$\frac{\text{In Master Tra}}{1 = A \text{ write}}$	i <u>nsmit mode:</u> to the SSPxBUF	register wa	s attempted wh	ile the $l^2$ C co	nditions were r	not valid for a
		sion to be started					
	0 = No collis	ion					
	In Slave Tran					.,	
	1 = The SSP 0 = No collisi	xBUF register is w ion	ritten while it is	s still transmitting	the previous wo	rd (must be clea	red in software)
		ode (Master or SI	ave modes):				
	This is a "don						
bit 6	SSPOV: MSS	SPx Receive Over	flow Indicator	bit			
	In Receive m						
	1 = A byte is 0 = No overf	received while the low	SSPxBUF reg	ister is still holding	g the previous by	/te (must be clea	ired in software)
	In Transmit m						
		n't care" bit in Trar	smit mode.				
bit 5	SSPEN: MSS	SPx Enable bit <sup>(1)</sup>					
		the serial port and the serial port and				serial port pins	
bit 4		Release Control bi	-	lese pills as i/O	port pins		
DIL 4	In Slave mod		ι				
	1 = Releases						
	0 = Holds clo	ck low (clock strei	ch); used to e	ensure data setu	ıp time		
	In Master mo						
	Unused in thi		(2)				
bit 3-0		MSSPx Mode Se					
		lave mode, 10-bit lave mode, 7-bit a					
		irmware Controlle				labica	
	1000 = I <sup>2</sup> C N	laster mode, Cloc	k = Fosc/(2 *		1)) <sup>(3)</sup>		
		lave mode, 10-bit lave mode, 7-bit a					
	$0 \perp 1 = 1 - C S$	nave moue, 7-bit a	auuress				
Note 1:		d, the SDAx and S	-	-	-		
2:	Bit combination	ons not specifically	y listed here a	are either reserv	ed or implemen	ted in SPI mode	e only.

SSPxADD values of 0, 1 or 2 are not supported when the Baud Rate Generator is used with I<sup>2</sup>C mode.

### REGISTER 19-5: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CSSL	<15:8> <sup>(1)</sup>			R/W-0
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL<7	:6>				CSSL<4:0>(1)		
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
				(1)			
		A/D Input Pin S					
		nding analog ch annel omitted f		ed for input scan In			
bit 5 U	nimplemen	ted: Read as 'o	2				
bit 4-0 C	SSL<4:0>: /	A/D Input Pin S	can Selection	bits <sup>(1)</sup>			
1	= Correspor	nding analog ch	annel selecte	d for input scan			
0	= Analog ch	annel omitted f	rom input sca	in			

#### REGISTER 19-6: ANCFG: ANALOG INPUT CONFIGURATION REGISTER

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 VBGEN									
U-0       U-0       U-0       U-0       U-0       U-0       R/W-0         —       —       —       —       —       VBGEN         bit 7       Juit 2       Juit 2       Juit 2       Juit 2         Legend:       Juit 2       Juit 2       Juit 2       Juit 2	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
U-0       U-0       U-0       U-0       U-0       R/W-0         —       —       —       —       —       VBGEN         bit 7       bit 7         Legend:	_	—	—	—	—	—	—	—	
-         -         -         -         VBGEN           bit 7         bit 0         bit 0         bit 0           Legend:         -         -         -         -         VBGEN	bit 15							bit 8	
-         -         -         -         VBGEN           bit 7         bit 0         bit 0         bit 0           Legend:         -         -         -         -         VBGEN									
bit 7 bit ( Legend:	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
Legend:	_	—	—	—	—	—	—	VBGEN	
	bit 7							bit 0	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	Legend:								
	R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

bit 15-1 Unimplemented: Read as '0'

bit 0

-n = Value at POR

VBGEN: Internal Band Gap Reference Enable bit

'1' = Bit is set

1 = Internal band gap voltage is available as a channel input to the A/D Converter

0 = Band gap is not available to the A/D Converter

x = Bit is unknown

#### REGISTER 20-1: CMxCON: COMPARATOR x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR		_	CEVT	COUT
bit 15			•		•		bit
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	<sup>(1)</sup> EVPOL0 <sup>(1)</sup>		CREF			CCH1	CCH0
bit 7							bit
Legend:							
R = Reada	abla bit	W = Writable	hit		montod bit roo	d aa '0'	
					nented bit, rea		
-n = Value	atPOR	'1' = Bit is se	[	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	CON: Compa	arator Enable b	it				
	•	ator is enabled					
		ator is disabled					
bit 14	COE: Compa	arator Output E	nable bit				
			resent on the C	kOUT pin			
	-	ator output is in	-				
bit 13		•	Polarity Select b	bit			
		ator output is in ator output is ne					
bit 12	-	-	Power Mode Se	loct hit			
		•	Low-Power mo				
			perate in Low-Po				
bit 11-10	Unimplemer	ted: Read as	0'				
bit 9	CEVT: Comp	arator Event bi	t				
	1 = Compara	ator event defir	ned by EVPOL<	1:0> has occu	ırred; subsequ	ent triggers and	interrupts a
		until the bit is o					
	-	ator event has					
bit 8		parator Output	bit				
	<u>When CPOL</u> 1 = VIN+ > V						
	0 = VIN + < V						
	When CPOL						
	1 = VIN+ < V						
	0 = VIN + > V						
bit 7-6			t/Interrupt Polar				
						ator output (whil	
						f the comparato of the comparato	
			t generation is o		Ign transition o		output
bit 5		nted: Read as	•				
bit 4	-		ice Select bits (	non-invertina ii	nput)		
			nects to the inte	-			
			nects to the CxI		J		
Note 1:	If EVPOL<1:0> is	s set to a value	other than '00'.	the first interr	upt generated	will occur on an	y transition c
	COUT, regardles						
	bits setting.						

2: Unimplemented on 14-pin (PIC24FXXKL100/200) devices.

### REGISTER 23-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER

R/P-1	U-1	U-1	U-0	U-0	U-0	R/P-1	R/P-1		
DEBUG	—	—	—	—	—	ICS1	ICS0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	P = Programn	nable bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown									
bit 7 bit 6-5 bit 4-2 bit 1-0	1 = Backgroun 0 = Backgroun Unimplement ICS<1:0:> ICI 11 = PGEC1/ 10 = PGEC2/	PGED2 are use PGED3 are use	disabled nctions are en ,' ,' s ed for program ed for program		gging the device	ce			

Note 1: PGEC1/PGED1 are not available on PIC24F04KL100 (14-pin) devices.

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	СОМ	f	f = f	1	1	N, Z
	COM	f,WREG	WREG = $\overline{f}$	1	1	N, Z
	СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
Cr	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
CFU	CP0	¥ Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
CFB	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow	1	1	C, DC, N, OV, Z
			$(Wb - Ws - \overline{C})$			
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f-1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С

#### TABLE 25-2: INSTRUCTION SET OVERVIEW (CONTINUED)

DC CHARACTERIS	CHARACTERISTICS			<b>Operating C</b> temperature		<b>/ to 3.6V</b> +85°C for Industrial +125°C for Extended
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions		
Power-Down Curre	nt (IPD)					
DC60	0.01	0.20	μA	-40°C		
	0.03	0.20	μA	+25°C		
	0.06	0.87	μA	+60°C	1.8V	
	0.20	1.35	μA	+85°C		
	_	8.00	μA	+125°C		Sleep Mode <sup>(2)</sup>
	0.01	0.54	μA	-40°C		Sleep Mode '
	0.03	0.54	μA	+25°C		
	0.08	1.68	μA	+60°C	3.3V	
	0.25	2.45	μA	+85°C	]	
		10.00	μA	+125°C		

#### Т

**Note 1:** Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled

NOTES:

DC Characteristics	
BOR Trip Points	
Comparator	
Comparator Voltage Reference	
Data EEPROM Memory	
High/Low-Voltage Detect	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Demo/Development Boards, Evaluation and	
Starter Kits	190
Development Support	
Third-Party Tools	
Device Features for PIC24F16KL20X/10X	
Devices (Summary)	
Device Features for PIC24F16KL40X/30X	
Devices (Summary)	11

# Е

Electrical Characteristics	
Absolute Maximum Ratings	199
Thermal Operating Conditions	201
Thermal Packaging Characteristics	201
V/F Graph, Extended	200
V/F Graph, Industrial	200
Enhanced CCP	125
Equations	
A/D Conversion Clock Period	164
UARTx Baud Rate with BRGH = 0	150
UARTx Baud Rate with BRGH = 1	150
Errata	7
Examples	
Baud Rate Error Calculation (BRGH = 0)	150

#### F

Flash Program Memory	
Control Registers	
Enhanced ICSP Operation	
Programming Algorithm	
Programming Operations	
RTSP Operation	
Table Instructions	

# G

Inter-Integrated Circuit. See I <sup>2</sup> C.	
Internet Address	257
Interrupt Sources	
TMR3 Overflow	119
TMR4 to PR4 Match (PWM)	123
Interrupts	
Alternate Interrupt Vector Table (AIVT)	65
Control and Status Registers	68
Implemented Vectors	67
Interrupt Vector Table (IVT)	65
Reset Sequence	65
Setup Procedures	
Trap Vectors	67
Vector Table	66

#### Μ

Master Synchronous Serial Port (MSSP) 13	
I/O Pin Configuration for SPI1	35
Microchip Internet Web Site	57
MPLAB Assembler, Linker, Librarian	88
MPLAB ICD 3 In-Circuit Debugger 18	89
MPLAB PM3 Device Programmer18	89
MPLAB REAL ICE In-Circuit Emulator System 18	89
MPLAB X Integrated Development	
Environment Software1	87
MPLAB X SIM Software Simulator 18	89
MPLIB Object Librarian 18	88
MPLINK Object Linker 18	88

### Ν

Near Data	Space	34

### 0

101
101
102
119

### Ρ

Packaging	
Details	228
Marking	225
PICkit 3 In-Circuit Debugger/Programmer	
Pinout Descriptions	
PIC24F16KL20X/10X Devices	18
PIC24F16KL40X/30X Devices	14
Power-Saving	109
Power-Saving Features	105
Clock Frequency, Clock Switching	105
Coincident Interrupts	106
Instruction-Based Modes	105
Idle	106
Sleep	106
Selective Peripheral Control	109
Ultra Low-Power Wake-up (ULPWU)	107
Product Identification System	259
Program and Data Memory	
Access Using Table Instructions	45
Program Space Visibility	46
Program and Data Memory Spaces	
Addressing	43
Interfacing	43