

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

⊡XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVR, I <sup>2</sup> S, PWM
Number of I/O	41
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/m0564le4ae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2 FEATURES

## 2.1 NuMicro<sup>®</sup> M0564 Features

- Core
  - ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core running up to 72 MHz
  - One 24-bit system timer
  - Supports low power sleep mode
  - Single-cycle 32-bit hardware multiplier
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority
  - Supports programmable mask-able interrupts
  - Serial Wire Debug supports with 2 watch-points/4 breakpoints
- Built-in LDO for wide operating voltage ranged from 2.5V to 5.5V
- Flash Memory
  - Supports 256/128 KB application ROM (APROM)
  - Supports 4 KB Flash for loader (LDROM)
  - Supports 2 KB Security Protection Rom (SPROM)
  - Supports 12 bytes User Configuration block to control system initiation
  - Supports Data Flash with configurable memory size
  - Supports 2 KB page erase for all embedded flash
  - Supports In-System-Programming (ISP), In-Application-Programming (IAP) update embedded flash memory
  - Supports CRC-32 checksum calculation function
  - Supports flash all one verification function
  - Hardware external read protection of whole flash memory by Security Lock Bit
  - Supports 2-wired ICP update through SWD/ICE interface
- SRAM Memory
  - 20 KB embedded SRAM
  - Supports byte-, half-word- and word-access
  - Supports PDMA mode
- Hardware Divider
  - Signed (two's complement) integer calculation
  - 32-bit dividend with 16-bit divisor calculation capacity
  - 32-bit quotient and 32-bit remainder outputs (16-bit remainder with sign extends to 32-bit)
  - Divided by zero warning flag
  - 6 HCLK clocks taken for one cycle calculation
  - Write divisor to trigger calculation
  - Waiting for calculation ready automatically when reading quotient and remainder
- PDMA (Peripheral DMA)
  - Supports 5 independent configurable channels for automatic data transfer between memories and peripherals
  - Supports single and burst transfer type
  - Supports Normal and Scatter-Gather Transfer modes
  - Supports two types of priorities modes: Fixed-priority and Round-robin modes
  - Supports byte-, half-word- and word-access
  - Supports incrementing mode for the source and destination address for each channel
  - Supports time-out function for channel 0 and channel 1
  - Supports software and SPI/I2S, UART, USCI, ADC, PWM and TIMER request
- Clock Control

- Supports 16-bit resolution PWM counter, each timer provides 1 PWM counter
- Supports up, down and up/down counter operation type
- Supports one-shot or Auto-reload counter operation mode
- Supports mask function and tri-state enable for each PWM pin
- Supports brake function
- Supports interrupt when PWM counter match zero, period value or compared value, and brake condition happened
- Supports trigger ADC when PWM counter match zero, period value or compared value
- Watchdog Timer
  - Supports multiple clock sources from LIRC(default selection), HCLK/2048 and LXT
    8 selectable time-out period from 1.6ms ~ 26.0sec (depending on clock source)
  - Able to wake up from Power-down or Idle mode
  - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
  - Supports multiple clock sources from HCLK/2048 (default selection) and LIRC Window set by 6-bit counter with 11-bit prescale
  - Interrupt or reset selectable on time-out
- RTC
  - Supports separate battery power pin VBAT
  - Supports software compensation by setting frequency compensate register (FCR)
  - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Supports Alarm registers (second, minute, hour, day, month, year)
  - Supports Alarm mask registers
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
  - Supports wake-up function
- PWM
  - Supports maximum clock frequency up to144MHz
  - Supports up to two PWM modules, each module provides 6 output channels.
  - Supports independent mode for PWM output/Capture input channel
  - Supports complementary mode for 2 complementary paired PWM output channel
    - Dead-time insertion with 12-bit resolution
    - Two compared values during one period
  - Supports 12-bit pre-scalar from 1 to 4096
  - Supports 16-bit resolution PWM counter
    - Up, down and up/down counter operation type
    - Supports mask function and tri-state enable for each PWM pin
  - Supports brake function
    - Brake source from pin and system safety events: clock failed, Brown-out detection and CPU lockup.
    - Noise filter for brake source from pin
    - Edge detect brake source to control brake state until brake interrupt cleared
  - Level detect brake source to auto recover function after brake condition removed
  - Supports interrupt on the following events:
    - PWM counter match zero, period value or compared value
    - Brake condition happened
  - Supports trigger ADC on the following events:

channel

- Supports digital comparator to monitor conversion result and user can select whether to generate an interrupt when conversion result matches the compare register setting
  - An A/D conversion can be triggered by:
    - Software enable
    - External pin (STADC)
    - Timer 0~3 overflow pulse trigger
    - PWM triggers with optional start delay period
- Supports 4 internal channels for
  - Operational amplifier output
  - Band-gap VBG input
  - Temperature sensor input
  - VBAT voltage measure
- Supports internal reference voltage: 2.048V, 2.560V, 3.072V and 4.096V
- Supports PDMA transfer
- Analog Comparator
  - Supports up to 2 rail-to-rail analog comparators
  - Supports 4 multiplexed I/O pins at positive node.
  - Supports I/O pin and internal voltages at negative node
  - Support selectable internal voltage reference from:
    - Band-gap V<sub>BG</sub>
    - Voltage divider source from AV<sub>DD</sub> and internal reference voltage.
  - Supports programmable hysteresis
  - Supports programmable speed and power consumption
  - Interrupts generated when compare results change, interrupt event condition is programmable.
  - Supports power-down wake-up
  - Supports triggers for break events and cycle-by-cycle control for PWM
- Cyclic Redundancy Calculation Unit
  - Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
  - Programmable initial value
  - Supports programmable order reverse setting for input data and CRC checksum
  - Supports programmable 1's complement setting for input data and CRC checksum.
  - Supports 8/16/32-bit of data width
  - Interrupt generated once checksum error occurs
- User Configurable VDD1=1.8~5.5V IO Interface
  - Supports UART0, SPI0 and I2C0
- Supports 96-bit Unique ID (UID)
- Supports 128-bit Unique Customer ID (UCID)
- One built-in temperature sensor with 1°C resolution
- Brown-out detector
  - With 8 levels: 4.3 V/ 3.7V/ 2.7V/ 2.2V
  - Supports Brown-out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage levels: 2.0 V
- Power consumption
  - Chip power down current < 10 uA with RAM data retention.
  - V<sub>BAT</sub> power domain operating current <1.5 uA</li>
- Operating Temperature: -40°C ~105°C

### Packages

- All Green package (RoHS)
- \_
- LQFP 100-pin LQFP 64-pin(7mmx7mm) \_
- LQFP 48-pin \_

## 4.2.2 NuMicro<sup>®</sup> M0564 Base Series LQFP64 Pin Diagram Corresponding Part Number: M0564SE4AE, M0564SG4AE



Figure 4.2-2 NuMicro<sup>®</sup> M0564 Base Series LQFP 64-pin Diagram

Group	Pin Name	GPIO	MFP	Туре	Description
		PD.13	MFP3	I	
		PE.6	MFP3	I	
		PA.3	MFP2	I	
		PD.1	MFP3	0	
		PD.12	MFP3	0	LIARTO data transmitter output nin
	0,1110_170	PE.7	MFP3	0	
		PA.2	MFP2	0	
		PD.8	MFP3	I	
	UART0_nCTS	PD.14	MFP3	I	UART0 clear to Send input pin.
		PA.2	MFP3	I	
		PC.8	MFP3	0	
	UART0_nRTS	PD.15	MFP3	0	UART0 request to Send output pin.
		PA.3	MFP3	0	
		PA.9	MFP3	I	
		PE.9	MFP1	I	
		PE.13	MFP3	I	LIART1 data receiver input pin
		PA.1	MFP3	I	
		PA.12	MFP4	I	
		PB.2	MFP4	I	
		PA.8	MFP3	0	
		PE.8	MFP1	0	
	UART1 TYD	PE.12	MFP3	0	LIART1 data transmitter output nin
UART1		PA.0	MFP3	0	
		PA.13	MFP4	0	
		PB.3	MFP4	0	
		PA.10	MFP3	I	
	UART1 nCTS	PE.10	MFP3	I	LIART1 clear to Send input nin
		PA.0	MFP1	I	
		PB.4	MFP4	I	
		PA.11	MFP3	0	
	UART1_nRTS	PE.11	MFP3	0	UART1 request to Send output pin.
		PA.1	MFP1	0	



. ]+ [}

 $V_{\text{REF}}$ 

## Figure 6.2-7 NuMicro® M0564 Power Distribution Diagram

X32\_IN (PF.1) X32\_OUT (PF.0)

PF.2 VBAT

Ψ П

according to the accurate LXT (32.768 kHz crystal oscillator), automatically gets accurate HIRC output frequency, 0.25 % deviation within all temperature ranges.

For instance, the system needs an accurate 22.1184 MHz clock. In such case, if users do not want to use PLL as the system clock source, they need to solder 32.768 kHz crystal in system, and set FREQSEL (SYS\_IRCTCTL0[1:0] trim frequency selection) to "01", set REFCKSEL (SYS\_IRCTCTL0[9] reference clock selection) to "0", and the auto-trim function will be enabled. Interrupt status bit FREQLOCK (SYS\_IRCTISTS[0] HIRC frequency lock status) "1" indicates the HIRC0 output frequency is accurate within 0.25% deviation. To get better results, it is recommended to set both LOOPSEL (SYS\_IRCTCTL[5:4] trim calculation loop) and RETRYCNT (SYS\_IRCTCTL[7:6] trim value update limitation count) to "11".

#### 6.2.9 UART1\_TXD modulation with PWM

This chip supports UART1\_TXD to modulate with PWM channel. User can set MODPWMSEL(SYS\_MODCTL[6:4]) to choice which PWM0 channel to modulate with UART1\_TXD and set MODEN(SYS\_MODCTL[0]) to enable modulation function. User can set TXDINV(UART\_LINE[8]) to inverse UART1\_TXD before moulating with PWM.



Figure 6.2-10 UART1\_TXD Modulated with PWM Channel

### 6.2.10 Voltage Detector (VDET)

This chip supports low power comparator to detect external voltage. User can control Bandgap active interval and comparator active interval to achieve low power detection purpose. There is no debounce function in Power-down mode since no HCLK available in Power-down mode.





Figure 6.2-11 VDET Block Diagram



### 6.2.12 Nested Vectored Interrupt Controller (NVIC)

The Cortex<sup>®</sup>-M0 provides an interrupt controller as an integral part of the exception mode, named as "Nested Vectored Interrupt Controller (NVIC)", which is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler Mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When an interrupt is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the "ARM<sup>®</sup> Cortex<sup>®</sup>-M0 Technical Reference Manual" and "ARM<sup>®</sup> v6-M Architecture Reference Manual".

#### 6.2.12.1 Exception Model and System Interrupt Map

Table 6.2-6 lists the exception model supported by the M0564 series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that priority "0" is treated as the fourth priority on the system, after three system exceptions "Reset", "NMI" and "Hard Fault".

Exception Type	Vector Number	Vector Address	Priority		
Reset	1	0x00000004	-3		
NMI	2	0x0000008	-2		
Hard Fault	3	0x000000C	-1		
Reserved	4 ~ 10		Reserved		
SVCall	11	0x0000002C	Configurable		
Reserved	12 ~ 13		Reserved		
PendSV	14	0x00000038	Configurable		

## 6.4 Flash Memeory Controller (FMC)

#### 6.4.1 Overview

The M0564 series is equipped with 128/256 Kbytes on-chip embedded flash for application and configurable Data Flash to store some application dependent data. A User Configuration block provides for system initiation. A 4 Kbytes loader ROM (LDROM) is used for In-System-Programming (ISP) function. A 2 Kbytes security protection ROM (SPROM) can conceal user program. A 4KB cache with zero wait cycle is used to improve flash access performance. This chip also supports In-Application-Programming (IAP) function, user switches the code executing without the chip reset after the embedded flash updated.

#### 6.4.2 Features

- Supports 128/256 Kbytes application ROM (APROM).
- Supports 4 Kbytes loader ROM (LDROM).
- Supports 2 Kbytes security protection ROM (SPROM) to conceal user program.
- Supports Data Flash with configurable memory size.
- Supports 12 bytes User Configuration block to control system initiation.
- Supports 2 Kbytes page erase for all embedded flash.
- Supports 32-bit/64-bit and multi-word flash programming function.
- Supports CRC-32 checksum calculation function.
- Supports flash all one verification function.
- Supports embedded SRAM remap to system vector memory.
- Supports In-System-Programming (ISP) / In-Application-Programming (IAP) to update embedded flash memory.
- Supports cache memory to improve flash access performance and reduce power consumption.

## 6.7 CRC Controller (CRC)

#### 6.7.1 Overview

The Cyclic Redundancy Check (CRC) generator can perform CRC calculation with four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32 settings.

#### 6.7.2 Features

- Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
  - CRC-CCITT:  $X^{16} + X^{12} + X^5 + 1$
  - CRC-8:  $X^8 + X^2 + X + 1$
  - CRC-16:  $X^{16} + X^{15} + X^2 + 1$
  - CRC-32:  $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
- Programmable seed value
- Supports programmable order reverse setting for input data and CRC checksum
- Supports programmable 1's complement setting for input data and CRC checksum
- Supports 8/16/32-bit of data width
  - 8-bit write mode: 1-AHB clock cycle operation
  - 16-bit write mode: 2-AHB clock cycle operation
  - 32-bit write mode: 4-AHB clock cycle operation
- Supports using PDMA to program DATA (CRC\_DAT[31:0]) to perform CRC operation

In Independent mode, there are mask control, brake control, polarity control and output enable control to control output waveform as shown in Figure 6.17-12.



Figure 6.17-12 PWMx\_CH0 Output Control in Independent Mode

In complementary mode, there are dead-time insertion control and four control steps the same as independent mode to control PWMx\_CH0 and PWMx\_CH1 outputs as shown in Figure 6.17-13.



Figure 6.17-13 PWMx\_CH0 and PWMx\_CH1 Output Control in Complementary Mode

#### 6.17.3.15 Dead-Time Insertion Control

In the complementary application, the complement channels may drive the external devices like power switches. The dead-time generator inserts a low level interval between complementary outputs PWMx\_CH0 and PWMx\_CH1 as shown in Figure 6.17-14. User sets DTEN (TIMERx\_PWMDTCTL[16]) bit to enable dead-time control function, DTCNT (TIMERx\_PWMDTCTL[11:0]) and DTCKSEL (TIMERx\_PWMDTCTL[24]) to control dead-time interval. The dead-time interval can be calculated from the following formula:

Dead-time interval = (DTCNT + 1) \* TMRx\_PWMCLK period, if DTCKSEL is 0

Dead-time interval = (DTCNT + 1) \* TMRx\_PWMCLK \* (CLKPSC + 1) period, if DTCKSEL is 1

M0564

will occurred when TM\_BRAKEx (x=0~3) pin status from high to low.



Figure 6.17-16 Brake Pin Noise Filter Block Diagram

User can set BRKAEVEN (TIMERx\_PWMBRKCTL[17:16]) for PWMx\_CH0 output state and BRKAODD (TIMERx\_PWMBRKCTL[19:18]) for PWMx\_CH1 output state when PWM brake event happened. There are two brake detector sources, edge detect brake source and level detect brake source when brake event happened. Figure 6.17-17 shows the brake event block diagram for PWMx\_CH0 and PWMx\_CH1.



Figure 6.17-23 PWM Interrupt Architecture Diagram

### 6.17.3.20 PWM Trigger ADC Generator

The PWM counter event can be one of the ADC conversion trigger source. User sets TRGSEL (TIMERx\_PWMADCTS[3:0]) to select which PWM counter event can trigger ADC conversion after TRGEN (TIMERx\_PWMADCTS [7]) is enabled.

There are five PWM counter events can be selected as the trigger source to start ADC conversion which shown in Figure 6.17-24.



Figure 6.17-24 PWM Trigger ADC Block Diagram

### 6.24 Window Watchdog Timer (WWDT)

#### 6.24.1 Overview

The Window Watchdog Timer (WWDT) is used to perform a system reset while WWDT counter is not reload within a specified window period when application program run to uncontrollable status by any unpredictable condition.

#### 6.24.2 Features

- Supports 6-bit down counter value CNTDAT (WWDT\_CNT[5:0]) and maximum 6-bit compare value CMPDAT (WWDT\_CTL[21:16]) to adjust the WWDT compare time-out window period flexible
- Supports PSCSEL (WWDT\_CTL[11:8]) to programmable maximum 11-bit prescale counter period of WWDT counter
- WWDT counter suspends in Idle/Power-down mode
- WWDT counter only can be reloaded within in valid window period to prevent system reset

### 6.24.3 Clock Control

The WWDT clock control and block diagram are shown as follows.



Figure 6.24-1 WWDT Clock Control

## **8.2 DC Electrical Characteristics**

(V\_{DD}-V\_{SS} = 2.5 ~ 5.5V, TA = 25°C, F\_{OSC} = 72 MHz unless otherwise specified.)

	SAW	SPECIFICATIONS				TEST CONDITIONS					
FARAMETER	5 T IVI.	MIN.	TYP.	MAX.	UNIT						
Operation Voltage	V <sub>DD</sub> - V <sub>SS</sub>	2.5	-	5.5	V	V <sub>DD</sub> :	= 2.5 ~ 5	5.5V up	o to 72 MH	Z	
Power supply for PE.8 ~ PE.13	V <sub>DDIO</sub> - V <sub>SS</sub>	1.8	-	5.5	V						
Power supply for PF.0, PF.1 and PF.2	V <sub>BAT</sub> - V <sub>SS</sub>	2.5	-	5.5	V						
Power Ground	V <sub>SS</sub> - AV <sub>SS</sub>	-0.05	-	+0.05	V						
LDO Output Voltage	V <sub>LDO</sub>	1.62	1.8	1.98	V	MCU operating in Run, Idle or Power-dow mode				er-down	
	$C_{\text{LDO}}$		1	•	uF	Connect to LDO_CAP pin					
Band-gap Voltage	$V_{BG}$	-	1.21	-	V						
Allowed voltage difference for $V_{DD}$ and $AV_{DD}$	V <sub>DD</sub> - AV <sub>DD</sub>	-0.3	-	+0.3	V						
Operating Current	I <sub>DD1</sub>	-	57	-	mA	V <sub>DD</sub> 5.5 V	HXT 12 MHz	HIRC X	HIRC48 X	PLL V	All digital module V
HCLK =72 MHz while(1){}executed	I <sub>DD2</sub>	-	22	-	mA	5.5 V	12 MHz	х	Х	V	х
from flash	I <sub>DD3</sub>	-	57	-	mA	3.3 V	12 MHz	х	Х	V	V
VLDO-1.0 V	I <sub>DD4</sub>	-	22	-	mA	3.3 V	12 MHz	х	Х	V	x
Operating Current	I <sub>DD5</sub>	-	55	-	mA	V <sub>DD</sub>	нхт	HIRC	HIRC48	PLL	All digital module
Normal Run Mode HCLK =72 MHz						5.5 V	Х	Х	V	V	V
while(1){}executed from flash	I <sub>DD6</sub>	-	21	-	mA	5.5 V	Х	Х	V	V	Х
V <sub>LDO</sub> =1.8 V	I <sub>DD7</sub>	-	55	-	mA	3.3 V	Х	Х	V	V	V
	I <sub>DD8</sub>	-	21	-	mA	3.3 V	Х	Х	V	V	Х
Operating Current Normal Run Mode HCLK =48 MHz	I <sub>DD9</sub>	-	33	-	mA	VDD	HXT	HIRC	HIRC48	PLL	All digital module
	las ::		14		m^	5.5 V			X 	V	v
while(1){}executed from flash		-	14	-		5.5 V		X	X	V	X
V <sub>LDO</sub> =1.8 V	I <sub>DD11</sub>	-	33	-	mA	3.3 V	12 MHz	X	X	V	V
	I <sub>DD12</sub>	-	14	-	mA	3.3 V	12 MHz	Х	Х	V	х

DADAMETED		SPECIFICATIONS						
PARAMETER	5 Y MI.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS		
Sink Current (Quasi-bidirectional, Open-Drain and Push- pull Mode for V <sub>DDIO</sub> domain)	I <sub>SK4</sub>	-	-2.2	-	mA	$V_{DD} = V_{BAT} = 2.5 \sim 5.5 V$ $V_{DDIO} = 1.8 V, V_{S} = 1.6 V$		
	HIORR₁	-	2.46	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , without capacitor		
	HIORR₂		3.24		ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , with 10pF capacitor		
	HIORR₃	-	3.12	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.0V$ , without capacitor		
Higher GPIO Rising Rate	HIORR₄	-	4.56	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.0V$ , with 10pF capacitor		
	HIORR₅	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5 V$ , $V_{DDIO} = 1.8 V$ , without capacitor (for VDDIO domain)		
	HIORR <sub>6</sub>	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5V$ , $V_{DDIO} = 1.8V$ , with 10pF capacitor (for VDDIO domain)		
	BIORR₁	-	3.24	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , without capacitor		
	BIORR <sub>2</sub>	-	4.15	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , with 10pF capacitor		
	BIORR₃	-	4.75	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.0V$ , without capacitor		
Basic GPIO Rising Rate	BIORR₄	-	6.43	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.0V$ , with 10pF capacitor		
	BIORR₅	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5V$ , $V_{DDIO} = 1.8V$ , without capacitor (for VDDIO domain)		
	BIORR <sub>6</sub>	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5 V$ , $V_{DDIO} = 1.8 V$ , with 10pF capacitor (for VDDIO domain)		
Higher GPIO Falling Rate	HIOFR <sub>1</sub>	-	2.10	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , without capacitor		

DADAMETED	SVM	SPECIFICATIONS				TEST CONDITIONS		
PARAMETER	5111	MIN.	TYP.	MAX.	UNIT			
	HIOFR <sub>2</sub>	-	2.83	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , with 10pF capacitor		
	HIOFR <sub>3</sub>	-	3.12	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.3V$ , without capacitor		
	HIOFR <sub>4</sub>	-	4.19	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.3V$ , with 10pF capacitor		
	HIOFR₅	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5 V$ , $V_{DDIO} = 1.8 V$ , without capacitor (for $V_{DDIO}$ domain)		
	HIOFR₀	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5 V$ , $V_{DDIO} = 1.8 V$ , with 10pF capacitor (for $V_{DDIO}$ domain)		
	BIOFR <sub>1</sub>	-	3.42	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , without capacitor		
	BIOFR <sub>2</sub>	-	4.40	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 5.5V$ , with 10pF capacitor		
	BIOFR <sub>3</sub>	-	6.14	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.3V$ , without capacitor		
Basic GPIO Falling Rate	BIOFR <sub>4</sub>	-	7.87	-	ns	$V_{DD} = V_{BAT} = V_{DDIO} = 3.3V$ , with 10pF capacitor		
	BIOFR₅	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5V$ , $V_{DDIO} = 1.8V$ , without capacitor (for $V_{DDIO}$ domain)		
	BIOFR <sub>6</sub>	-	TBD	-	ns	$V_{DD} = V_{BAT} = 2.5 \sim 5.5V$ , $V_{DDIO} = 1.8V$ , with 10pF capacitor (for $V_{DDIO}$ domain)		

## 9 PACKAGE DIMENSIONS

## 9.1 LQFP 100L (14x14x1.4 mm footprint 2.0 mm)

