



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	16
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908qc16cdse

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **General Description**



All port pins can be configured with internal pullup

PTC not available on 16-pin devices (see note in 11.1 Introduction)

PTD not available on 16-pin or 20-pin devices (see note in 11.1 Introduction)

Figure 1-1. Block Diagram



#### Memory

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$000D	SPI Control Register (SPCR)	Read: Write:	SPRIE	R	SPMSTR	CPOL	СРНА	SPWOM	SPE	SPTIE
	See page 185.	Reset:	0	0	1	0	1	0	0	0
\$000E	SPI Status and Control Begister (SPSCB)	Read: Write:	SPRF	ERRIE	OVRF	MODF	SPTE	MODFEN	SPR1	SPR0
	See page 186.	Reset:	0	0	0	0	1	0	0	0
	SPI Data Register	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$000F	(SPDR)	Write:	T7	T6	T5	T4	Т3	T2	T1	Т0
	See page 188.	Reset:			I	Unaffecte	d by reset	1		
\$0010	ESCI Control Register 1 (SCC1)	Read: Write:	LOOPS	ENSCI	TXINV	М	WAKE	ILTY	PEN	PTY
	See page 136.	Reset:	0	0	0	0	0	0	0	0
\$0011	ESCI Control Register 2 (SCC2)	Read: Write:	SCTIE	TCIE	SCRIE	ILIE	TE	RE	RWU	SBK
	See page 138.	Reset:	0	0	0	0	0	0	0	0
\$0012	ESCI Control Register 3 (SCC3) See page 141.	Read: Write:	R8	Т8	R	R	ORIE	NEIE	FEIE	PEIE
		Reset:	U	0	0	0	0	0	0	0
	ESCI Status Register 1 (SCS1) See page 141.	Read:	SCTE	тс	SCRF	IDLE	OR	NF	FE	PE
\$0013		Write:								
		Reset:	1	1	0	0	0	0	0	0
	ESCI Status Register 2	Read:	0	0	0	0	0	0	BKF	RPF
\$0014	(SCS2)	Write:	_					_	_	
	Oce page 140.	Reset:	0	0	0	0	0	0	0	0
¢001₽	ESCI Data Register (SCDR) See page 144.	Read:	K/	H6 TC	H5 TC	H4	R3 To	R2 To	K1	R0
\$0015		Pocot:	17	16	15	14	13 I d by rocot	12		10
	1 0	Read								
\$0016	ESCI Baud Rate Register (SCBR)	Write:	LINT	LINR	SCP1	SCP0	R	SCR2	SCR1	SCR0
	See page 144.	Reset:	0	0	0	0	0	0	0	0
\$0017	ESCI Prescaler Register (SCPSC)	Read: Write:	PDS2	PDS1	PDS0	PSSB4	PSSB3	PSSB2	PSSB1	PSSB0
	See page 146.	Reset:	0	0	0	0	0	0	0	0
\$0018	ESCI Arbiter Control	Read: Write:	AM1	R	AM0	ACLK	AFIN	ARUN	AROVFL	ARD8
ψυστο	See page 149.	Reset	0	0	0	0	0	0	0	0
		10000	5	] = Unimplem	nented	B	= Reserved	U = Unaf	fected	v
				]			]	e = ena		

Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 8)



**Direct Page Registers** 

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$024F	Reserved									
		ľ		1	1			1		
	Break Status Benister	Read:		_		_	_	_	SBSW	_
\$FE00 See p	(BSR)	Write:	К	K	К	К	H R	К	0	R
	See page 223.	Reset:		1	1	1		1	0	
	SIM Reset Status Register	Read:	POR	PIN	COP	ILOP	ILAD	MODRST	LVI	0
\$FE01	(SRSR)	Write:								
	See page 167.	POR:	1	0	0	0	0	0	0	0
	Break Auxiliary Register	Read:	0	0	0	0	0	0	0	BDCOP
\$FE02	(BRKAR)	Write:								BBCCI
	See page 223.	Reset:	0	0	0	0	0	0	0	0
\$FE03	Break Flag Control Register (BFCR)	Read: Write:	BCFE	R	R	R	R	R	R	R
	See page 223.	Reset:	0	•	•	•				
	Interrupt Status Register 1	Read:	IF6	IF5	IF4	IF3	IF2	IF1	0	0
\$FE04	(INT1)	Write:	R	R	R	R	R	R	R	R
	See page 163.	Reset:	0	0	0	0	0	0	0	0
	Interrupt Status Register 2	Read:	IF14	IF13	IF12	IF11	IF10	IF9	IF8	IF7
\$FE05	(INT2)	Write:	R	R	R	R	R	R	R	R
	See page 163.	Reset:	0	0	0	0	0	0	0	0
	Interrupt Status Register 3	Read:	IF22	IF21	IF20	IF19	IF18	IF17	IF16	IF15
\$FE06	(INT3)	Write:	R	R	R	R	R	R	R	R
	See page 163.	Reset:	0	0	0	0	0	0	0	0
\$FE07	Reserved									
	FLASH Control Register	Read:	0	0	0	0	HVEN	MASS	ERASE	PGM
\$FE08	(FLCR)	Write:								
	See page 36.	Reset:	0	0	0	0	0	0	0	0
\$FE09	Break Address High Register (BRKH)	Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
	See page 222.	Reset:	0	0	0	0	0	0	0	0
\$FE0A	Break Address low Register (BRKL)	Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	See page 222.	Reset:	0	0	0	0	0	0	0	0
	Break Status and Control	Read:	BRKE	BBKA	0	0	0	0	0	0
\$FE0B	Register (BRKSCR)	Write:								
	See page 223.	Reset:	0	0	0	0	0	0	0	0
				] = Unimplem	ented	R	= Reserved	U = Unafi	fected	

Figure 2-2. Control, Status, and Data Registers (Sheet 7 of 8)



Memory



# Chapter 3 Analog-to-Digital Converter (ADC10) Module

# 3.1 Introduction

This section describes the 10-bit successive approximation analog-to-digital converter (ADC10).

The ADC10 module shares its pins with general-purpose input/output (I/O) port pins. See Figure 3-1 for port location of these shared pins. The ADC10 on this MCU uses  $V_{DD}$  and  $V_{SS}$  as its supply and reference pins. This MCU uses BUSCLKX4 as its alternate clock source for the ADC. This MCU does not have a hardware conversion trigger.

# 3.2 Features

Features of the ADC10 module include:

- Linear successive approximation algorithm with 10-bit resolution
- Output formatted in 10- or 8-bit right-justified format
- Single or continuous conversion (automatic power-down in single conversion mode)
- Configurable sample time and conversion speed (to save power)
- Conversion complete flag and interrupt
- Input clock selectable from up to three sources
- Operation in wait and stop modes for lower noise operation
- Selectable asynchronous hardware conversion trigger

# 3.3 Functional Description

The ADC10 uses successive approximation to convert the input sample taken from ADVIN to a digital representation. The approximation is taken and then rounded to the nearest 10- or 8-bit value to provide greater accuracy and to provide a more robust mechanism for achieving the ideal code-transition voltage.

Figure 3-2 shows a block diagram of the ADC10

**Functional Description** 



# LVISTOP — LVI Enable in Stop Mode Bit

When the LVIPWRD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode. Reset clears LVISTOP.

1 = LVI enabled during stop mode

0 = LVI disabled during stop mode

## LVIRSTD — LVI Reset Disable Bit

LVIRSTD disables the reset signal from the LVI module.

- 1 = LVI module resets disabled
- 0 = LVI module resets enabled

## LVIPWRD — LVI Power Disable Bit

LVIPWRD disables the LVI module.

1 = LVI module power disabled

0 = LVI module power enabled

# LVITRIP — LVI Trip Point Selection Bit

LVITRIP selects the voltage operating mode of the LVI module. The voltage mode selected for the LVI should match the operating  $V_{DD}$  for the LVI's voltage trip points for each of the modes.

1 = LVI operates for a 5-V protection

0 = LVI operates for a 3.3-V protection

## NOTE

The LVITRIP bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.

#### SSREC — Short Stop Recovery Bit

SSREC enables the CPU to exit stop mode with a delay of 32 BUSCLKX4 cycles instead of a 4096 BUSCLKX4 cycle delay.

1 = Stop mode recovery after 32 BUSCLKX4 cycles

0 = Stop mode recovery after 4096 BUSCLKX4 cycles

## NOTE

## Exiting stop mode by an LVI reset will result in the long stop recovery.

When using the LVI during normal operation but disabling during stop mode, the LVI will have an enable time of  $t_{EN}$ . The system stabilization time for power-on reset and long stop recovery (both 4096 BUSCLKX4 cycles) gives a delay longer than the LVI enable time for these startup scenarios. There is no period where the MCU is not protected from a low-power condition. However, when using the short stop recovery configuration option, the 32 BUSCLKX4 delay must be greater than the LVI's turn on time to avoid a period in startup where the LVI is not protecting the MCU.

## STOP — STOP Instruction Enable Bit

STOP enables the STOP instruction.

- 1 = STOP instruction enabled
- 0 = STOP instruction treated as illegal opcode

#### COPD — COP Disable Bit

COPD disables the COP module.

- 1 = COP module disabled
- 0 = COP module enabled



Configuration Registers (CONFIG1 and CONFIG2)

78

# **Central Processor Unit (CPU)**

# Table 6-2. Opcode Map

	Bit Manipulation Branch Read-Modify-Write Contra					trol	 Register/Memory												
	DIR	DIR	REL	DIR	INH	INH	IX1	SP1	IX	INH	INH	IMM	DIR	EXT	IX2	SP2	IX1	SP1	IX
MSB LSB	0	1	2	3	4	5	6	9E6	7	8	9	Α	В	с	D	9ED	Е	9EE	F
0	5 BRSET0 3 DIR	4 BSET0 2 DIR	3 BRA 2 REL	4 NEG 2 DIR	1 NEGA 1 INH	1 NEGX 1 INH	NEG 2 IX1	5 NEG 3 SP1	3 NEG 1 IX	7 RTI 1 INH	BGE 2 REL	2 SUB 2 IMM	3 SUB 2 DIR	4 SUB 3 EXT	4 SUB 3 IX2	5 SUB 4 SP2	3 SUB 2 IX1	4 SUB 3 SP1	2 SUB 1 IX
1	5 BRCLR0 3 DIR	4 BCLR0 2 DIR	3 BRN 2 REL	5 CBEQ 3 DIR	4 CBEQA 3 IMM	4 CBEQX 3 IMM	5 CBEQ 3 IX1+	6 CBEQ 4 SP1	4 CBEQ 2 IX+	4 RTS 1 INH	BLT 2 REL	2 CMP 2 IMM	3 CMP 2 DIR	4 CMP 3 EXT	4 CMP 3 IX2	5 CMP 4 SP2	3 CMP 2 IX1	4 CMP 3 SP1	2 CMP 1 IX
2	5 BRSET1 3 DIR	4 BSET1 2 DIR	3 BHI 2 REL		5 MUL 1 INH	7 DIV 1 INH	3 NSA 1 INH		2 DAA 1 INH		3 BGT 2 REL	2 SBC 2 IMM	3 SBC 2 DIR	4 SBC 3 EXT	4 SBC 3 IX2	5 SBC 4 SP2	3 SBC 2 IX1	4 SBC 3 SP1	2 SBC 1 IX
3	5 BRCLR1 3 DIR	4 BCLR1 2 DIR	BLS 2 REL	COM 2 DIR	1 COMA 1 INH	1 COMX 1 INH	4 COM 2 IX1	5 COM 3 SP1	COM 1 IX	9 SWI 1 INH	BLE 2 REL	CPX 2 IMM	CPX 2 DIR	CPX 3 EXT	4 CPX 3 IX2	CPX 4 SP2	3 CPX 2 IX1	4 CPX 3 SP1	2 CPX 1 IX
4	5 BRSET2 3 DIR	4 BSET2 2 DIR	BCC 2 REL	4 LSR 2 DIR	1 LSRA 1 INH	1 LSRX 1 INH	4 LSR 2 IX1	5 LSR 3 SP1	3 LSR 1 IX	2 TAP 1 INH	2 TXS 1 INH	2 AND 2 IMM	3 AND 2 DIR	4 AND 3 EXT	4 AND 3 IX2	5 AND 4 SP2	3 AND 2 IX1	4 AND 3 SP1	2 AND 1 IX
5	5 BRCLR2 3 DIR	4 BCLR2 2 DIR	3 BCS 2 REL	4 STHX 2 DIR	3 LDHX 3 IMM	4 LDHX 2 DIR	3 CPHX 3 IMM		4 CPHX 2 DIR	1 TPA 1 INH	2 TSX 1 INH	BIT 2 IMM	3 BIT 2 DIR	4 BIT 3 EXT	4 BIT 3 IX2	5 BIT 4 SP2	3 BIT 2 IX1	4 BIT 3 SP1	2 BIT 1 IX
6	5 BRSET3 3 DIR	4 BSET3 2 DIR	3 BNE 2 REL	4 ROR 2 DIR	1 RORA 1 INH	1 RORX 1 INH	4 ROR 2 IX1	5 ROR 3 SP1	3 ROR 1 IX	2 PULA 1 INH		2 LDA 2 IMM	3 LDA 2 DIR	4 LDA 3 EXT	4 LDA 3 IX2	5 LDA 4 SP2	3 LDA 2 IX1	4 LDA 3 SP1	2 LDA 1 IX
7	5 BRCLR3 3 DIR	4 BCLR3 2 DIR	3 BEQ 2 REL	4 ASR 2 DIR	1 ASRA 1 INH	1 ASRX 1 INH	4 ASR 2 IX1	5 ASR 3 SP1	3 ASR 1 IX	2 PSHA 1 INH	1 TAX 1 INH	AIS 2 IMM	3 STA 2 DIR	4 STA 3 EXT	4 STA 3 IX2	STA 4 SP2	3 STA 2 IX1	4 STA 3 SP1	2 STA 1 IX
8	5 BRSET4 3 DIR	4 BSET4 2 DIR	3 BHCC 2 REL	4 LSL 2 DIR	1 LSLA 1 INH	1 LSLX 1 INH	4 LSL 2 IX1	5 LSL 3 SP1	3 LSL 1 IX	2 PULX 1 INH	1 CLC 1 INH	EOR 2 IMM	3 EOR 2 DIR	4 EOR 3 EXT	4 EOR 3 IX2	5 EOR 4 SP2	3 EOR 2 IX1	4 EOR 3 SP1	EOR 1 IX
9	5 BRCLR4 3 DIR	4 BCLR4 2 DIR	3 BHCS 2 REL	4 ROL 2 DIR	1 ROLA 1 INH	1 ROLX 1 INH	4 ROL 2 IX1	5 ROL 3 SP1	3 ROL 1 IX	2 PSHX 1 INH	1 SEC 1 INH	ADC 2 IMM	3 ADC 2 DIR	ADC 3 EXT	4 ADC 3 IX2	ADC 4 SP2	ADC 2 IX1	4 ADC 3 SP1	ADC 1 IX
A	5 BRSET5 3 DIR	4 BSET5 2 DIR	3 BPL 2 REL	4 DEC 2 DIR	1 DECA 1 INH	1 DECX 1 INH	4 DEC 2 IX1	5 DEC 3 SP1	3 DEC 1 IX	2 PULH 1 INH	CLI 1 INH	ORA 2 IMM	3 ORA 2 DIR	4 ORA 3 EXT	4 ORA 3 IX2	5 ORA 4 SP2	3 ORA 2 IX1	4 ORA 3 SP1	2 ORA 1 IX
в	5 BRCLR5 3 DIR	4 BCLR5 2 DIR	3 BMI 2 REL	5 DBNZ 3 DIR	3 DBNZA 2 INH	3 DBNZX 2 INH	5 DBNZ 3 IX1	6 DBNZ 4 SP1	4 DBNZ 2 IX	2 PSHH 1 INH	2 SEI 1 INH	2 ADD 2 IMM	3 ADD 2 DIR	4 ADD 3 EXT	4 ADD 3 IX2	ADD 4 SP2	3 ADD 2 IX1	4 ADD 3 SP1	2 ADD 1 IX
с	5 BRSET6 3 DIR	4 BSET6 2 DIR	3 BMC 2 REL	4 INC 2 DIR	1 INCA 1 INH	1 INCX 1 INH	4 INC 2 IX1	5 INC 3 SP1	3 INC 1 IX	1 CLRH 1 INH	1 RSP 1 INH		2 JMP 2 DIR	3 JMP 3 EXT	4 JMP 3 IX2		3 JMP 2 IX1		2 JMP 1 IX
D	5 BRCLR6 3 DIR	4 BCLR6 2 DIR	3 BMS 2 REL	3 TST 2 DIR	1 TSTA 1 INH	1 TSTX 1 INH	3 TST 2 IX1	4 TST 3 SP1	2 TST 1 IX		1 NOP 1 INH	4 BSR 2 REL	4 JSR 2 DIR	5 JSR 3 EXT	6 JSR 3 IX2		5 JSR 2 IX1		4 JSR 1 IX
E	5 BRSET7 3 DIR	4 BSET7 2 DIR	3 BIL 2 REL		5 MOV 3 DD	4 MOV 2 DIX+	4 MOV 3 IMD		4 MOV 2 IX+D	1 STOP 1 INH	*	2 LDX 2 IMM	3 LDX 2 DIR	4 LDX 3 EXT	4 LDX 3 IX2	5 LDX 4 SP2	3 LDX 2 IX1	4 LDX 3 SP1	2 LDX 1 IX
F	5 BRCLR7 3 DIR	4 BCLR7 2 DIR	3 BIH 2 REL	3 CLR 2 DIR	1 CLRA 1 INH	1 CLRX 1 INH	3 CLR 2 IX1	4 CLR 3 SP1	2 CLR 1 IX	1 WAIT 1 INH	1 TXA 1 INH	AIX 2 IMM	3 STX 2 DIR	STX 3 EXT	4 STX 3 IX2	5 STX 4 SP2	3 STX 2 IX1	4 STX 3 SP1	STX 1 IX

INH Inherent IMM Immediate REL Relative IX Indexed, No Offset DIR Direct EXT Extended Indexed, 8-Bit Offset Indexed, 16-Bit Offset IX1 IX2 DD Direct-Direct IX+D Indexed-Direct DIX+ Direct-Indexed

- SP1 Stack Pointer, 8-Bit Offset SP2 Stack Pointer, 16-Bit Offset IX+ Indexed, No Offset with

  - Post Increment
- IX1+ Indexed, 1-Byte Offset with Post Increment

LSB

0 High Byte of Opcode in Hexadecimal

Low Byte of Opcode in Hexadecimal

MSB

0

5 Cycles BRSET0 Opcode Mnemonic 3 DIR Number of Bytes / Addressing Mode

\*Pre-byte for stack pointer indexed instructions



# 12.5.2 Stop Mode

The PWU module remains active in stop mode while the PWUON and SMODE bits in PWUSC is set. Setting PWUIE in PWUSC enables PWU interrupts to bring the MCU out of stop mode.

# 12.6 PWU During Break Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. See BFCR in the SIM section of this data sheet.

To allow software to clear status bits during a break interrupt, write a 1 to BCFE. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a 0 to BCFE. With BCFE cleared (its default state), software can read and write registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is cleared. After the break, doing the second step clears the status bit.

# 12.7 I/O Signals

The PWU module is not associated with any external I/O pins.

# 12.8 Registers

The PWU registers control and monitor operation of the PWU. The registers that are relevant to the use of the PWU are as follows.

- Periodic wakeup status and control register (PWUSC)
- Periodic wakeup prescaler register (PWUP)
- Periodic wakeup modulo register (PWUMOD)

# 12.8.1 Periodic Wakeup Status and Control Register

The PWUSC register contains bits that:

- Enables or disables the periodic wakeup module
- Selects the clock source to the periodic wakeup prescaler register
- Flags periodic wakeup interrupt requests
- Acknowledges periodic wakeup interrupts
- Enables or disables periodic wakeup interrupts
- Enables or disables the module during stop mode







#### Enhanced Serial Communications Interface (ESCI) Module

Receiving a break character has these effects on ESCI registers:

- Sets the framing error bit (FE) in SCS1
- Sets the ESCI receiver full bit (SCRF) in SCS1
- Clears the ESCI data register (SCDR)
- Clears the R8 bit in SCC3
- Sets the break flag bit (BKF) in SCS2
- May set the overrun (OR), noise flag (NF), parity error (PE), or reception in progress flag (RPF) bits

# 13.3.2.4 Idle Characters

For TXINV = 0 (output not inverted), a transmitted idle character contains all 1s and has no start, stop, or parity bit. Idle character length depends on the M bit in SCC1. The preamble is a synchronizing idle character that begins every transmission.

If the TE bit is cleared during a transmission, the TxD pin becomes idle after completion of the transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle character to be sent after the character currently being transmitted.

# 13.3.2.5 Inversion of Transmitted Output

The transmit inversion bit (TXINV) in ESCI control register 1 (SCC1) reverses the polarity of transmitted data. All transmitted values including idle, break, start, and stop bits, are inverted when TXINV is set. See 13.8.1 ESCI Control Register 1.

# 13.3.3 Receiver

Figure 13-5 shows the structure of the ESCI receiver.

# 13.3.3.1 Character Length

The receiver can accommodate either 8-bit or 9-bit data. The state of the M bit in ESCI control register 1 (SCC1) determines character length. When receiving 9-bit data, bit R8 in ESCI control register 3 (SCC3) is the ninth bit (bit 8). When receiving 8-bit data, bit R8 is a copy of the eighth bit (bit 7).

## 13.3.3.2 Character Reception

During an ESCI reception, the receive shift register shifts characters in from the RxD pin. The ESCI data register (SCDR) is the read-only buffer between the internal data bus and the receive shift register.

After a complete character shifts into the receive shift register, the data portion of the character transfers to the SCDR. The ESCI receiver full bit, SCRF, in ESCI status register 1 (SCS1) becomes set, indicating that the received byte can be read. If the ESCI receive interrupt enable bit, SCRIE, in SCC2 is also set, the SCRF bit generates a receiver interrupt request.



# 13.9 ESCI Arbiter

The ESCI module comprises an arbiter module designed to support software for communication tasks as bus arbitration, baud rate recovery and break time detection. The arbiter module consists of an 9-bit counter with 1-bit overflow and control logic. The can control operation mode via the ESCI arbiter control register (SCIACTL).

# 13.9.1 ESCI Arbiter Control Register



Figure 13-18. ESCI Arbiter Control Register (SCIACTL)

# AM1 and AM0 — Arbiter Mode Select Bits

These read/write bits select the mode of the arbiter module as shown in Table 13-11.

Table 13-11. ESCI Arbiter Selectable Modes

AM[1:0]	ESCI Arbiter Mode
0 0	Idle / counter reset
0 1	Bit time measurement
10	Bus arbitration
1 1	Reserved / do not use

# ALOST — Arbitration Lost Flag

This read-only bit indicates loss of arbitration. Clear ALOST by writing a 0 to AM1.

# ACLK — Arbiter Counter Clock Select Bit

This read/write bit selects the arbiter counter clock source.

- 1 = Arbiter counter is clocked with one half of the ESCI input clock generated by the ESCI prescaler
- 0 = Arbiter counter is clocked with the bus clock divided by four

# NOTE

For ACLK = 1, the arbiter input clock is driven from the ESCI prescaler. The prescaler can be clocked by either the bus clock or BUSCLKX4 depending on the state of the ESCIBDSRC bit in configuration register.

# AFIN— Arbiter Bit Time Measurement Finish Flag

This read-only bit indicates bit time measurement has finished. Clear AFIN by writing any value to SCIACTL.

1 = Bit time measurement has finished

0 = Bit time measurement not yet finished

# **ARUN**— Arbiter Counter Running Flag

This read-only bit indicates the arbiter counter is running.

- 1 = Arbiter counter running
- 0 = Arbiter counter stopped



**ESCI** Arbiter







Figure 13-22. Bit Time Measurement with ACLK = 1, Scenario B

# 13.9.4 Arbitration Mode

If AM[1:0] is set to 10, the arbiter module operates in arbitration mode. On every rising edge of SCI\_TxD (output of the transmit shift register, see ), the counter is started. When the counter reaches \$38 (ACLK = 0) or \$08 (ACLK = 1), RxD is statically sensed. If in this case, RxD is sensed low (for example, another bus is driving the bus dominant) ALOST is set. As long as ALOST is set, the TxD pin is forced to 1, resulting in a seized transmission.

If SCI\_TxD senses 0 without having sensed a 0 before on RxD, the counter will be reset, arbitration operation will be restarted after the next rising edge of SCI\_TxD.



# Chapter 16 Timer Interface Module (TIM1)

# 16.1 Introduction

This section describes the timer interface module (TIM1). The TIM1 module is a 4-channel timer that provides a timing reference with input capture, output compare, and pulse-width-modulation functions.

The TIM1 module shares its pins with general-purpose input/output (I/O) port pins. See Figure 16-1 for port location of these shared pins.

# 16.2 Features

Features include the following:

- Four input capture/output compare channels
  - Rising-edge, falling-edge, or any-edge input capture trigger
  - Set, clear, or toggle output compare action
- Buffered and unbuffered output compare pulse-width modulation (PWM) signal generation
- Programmable clock input
  - 7-frequency internal bus clock prescaler selection
  - External clock input pin if available, see Figure 16-1
- Free-running or modulo up-count operation
- Toggle any channel pin on overflow
- Counter stop and reset bits

# **16.3 Functional Description**

Figure 16-2 shows the structure of the TIM1. The central component of the TIM1 is the 16-bit counter that can operate as a free-running counter or a modulo up-counter. The counter provides the timing reference for the input capture and output compare functions. The TIM1 counter modulo registers, T1MODH:T1MODL, control the modulo value of the counter. Software can read the counter value, T1CNTH:T1CNTL, at any time without affecting the counting sequence.

The four TIM1 channels are programmable independently as input capture or output compare channels.



Timer Interface Module (TIM1)



Figure 16-4. TIM1 Status and Control Register (T1SC)

# TOF — TIM1 Overflow Flag Bit

This read/write flag is set when the counter reaches the modulo value programmed in the TIM1 counter modulo registers. Clear TOF by reading the T1SC register when TOF is set and then writing a 0 to TOF. If another TIM1 overflow occurs before the clearing sequence is complete, then writing 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Writing a 1 to TOF has no effect.

1 = Counter has reached modulo value

0 = Counter has not reached modulo value

# TOIE — TIM1 Overflow Interrupt Enable Bit

This read/write bit enables TIM1 overflow interrupts when the TOF bit becomes set.

1 = TIM1 overflow interrupts enabled

0 = TIM1 overflow interrupts disabled

# TSTOP — TIM1 Stop Bit

This read/write bit stops the counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the counter until software clears the TSTOP bit.

1 = Counter stopped

0 = Counter active

## NOTE

Do not set the TSTOP bit before entering wait mode if the TIM1 is required to exit wait mode. Also, when the TSTOP bit is set and the timer is configured for input capture operation, input captures are inhibited until the TSTOP bit is cleared.

When using TSTOP to stop the timer counter, see if any timer flags are set. If a timer flag is set, it must be cleared by clearing TSTOP, then clearing the flag, then setting TSTOP again.

# TRST — TIM1 Reset Bit

Setting this write-only bit resets the counter and the TIM1 prescaler. Setting TRST has no effect on any other timer registers. Counting resumes from \$0000. TRST is cleared automatically after the counter is reset and always reads as 0.

1 = Prescaler and counter cleared

0 = No effect

## NOTE

Setting the TSTOP and TRST bits simultaneously stops the counter at a value of \$0000.



## PS[2:0] — Prescaler Select Bits

These read/write bits select one of the seven prescaler outputs as the input to the counter as Table 16-1 shows.

PS2	PS1	PS0	TIM1 Clock Source
0	0	0	Internal bus clock ÷ 1
0	0	1	Internal bus clock ÷ 2
0	1	0	Internal bus clock ÷ 4
0	1	1	Internal bus clock ÷ 8
1	0	0	Internal bus clock ÷ 16
1	0	1	Internal bus clock ÷ 32
1	1	0	Internal bus clock ÷ 64
1	1	1	T1CLK (if available)

## Table 16-1. Prescaler Selection

# 16.8.2 TIM1 Counter Registers

The two read-only TIM1 counter registers contain the high and low bytes of the value in the counter. Reading the high byte (T1CNTH) latches the contents of the low byte (T1CNTL) into a buffer. Subsequent reads of T1CNTH do not affect the latched T1CNTL value until T1CNTL is read. Reset clears the TIM1 counter registers. Setting the TIM1 reset bit (TRST) also clears the TIM1 counter registers.

## NOTE





Figure 16-6. TIM1 Counter Low Register (T1CNTL)



#### Timer Interface Module (TIM2)

## PS[2:0] — Prescaler Select Bits

These read/write bits select one of the seven prescaler outputs as the input to the counter as Table 17-1 shows.

PS2	PS1	PS0	TIM2 Clock Source				
0	0	0	Internal bus clock ÷ 1				
0	0	1	Internal bus clock ÷ 2				
0	1	0	Internal bus clock ÷ 4				
0	1	1	Internal bus clock ÷ 8				
1	0	0	Internal bus clock ÷ 16				
1	0	1	Internal bus clock ÷ 32				
1	1	0	Internal bus clock ÷ 64				
1	1	1	T2CLK (if available)				

# 17.8.2 TIM2 Counter Registers

The two read-only TIM2 counter registers contain the high and low bytes of the value in the counter. Reading the high byte (T2CNTH) latches the contents of the low byte (T2CNTL) into a buffer. Subsequent reads of T2CNTH do not affect the latched T2CNTL value until T2CNTL is read. Reset clears the TIM2 counter registers. Setting the TIM2 reset bit (TRST) also clears the TIM2 counter registers.

> **NOTE** If you read T2CNTH during a break interrupt, be sure to unlatch T2CNTL by reading T2CNTL before exiting the break interrupt. Otherwise, T2CNTL retains the value latched during the break.



Figure 17-6. TIM2 Counter Low Register (T2CNTL)



Electrical Specifications





Figure 19-4. Typical 3.3-Volt Output High Voltage versus Output High Current (25 C)







**Electrical Specifications** 

# **19.12 Supply Current Characteristics**

Characteristic <sup>(1)</sup>	Voltage	Bus Frequency (MHz)	Symbol	Typ <sup>(2)</sup>	Max	Unit
Run mode V <sub>DD</sub> supply current <sup>(3)</sup>	5.0 3.3	3.2 3.2	RI <sub>DD</sub>	5.0 2.6	8.5 4.5	mA
Wait mode $V_{DD}$ supply current <sup>(4)</sup>	5.0 3.3	3.2 3.2	WI <sub>DD</sub>	1.8 1.2	3.3 2.2	mA
Stop mode V <sub>DD</sub> supply current <sup>(5)</sup> -40 to 85°C -40 to 105°C -40 to 125°C 25°C with PWU enabled Incremental current with LVI enabled at 25°C	5.0		q	0.40 — — 12 125	1.5 2.0 6.5 —	μΑ
Stop mode V <sub>DD</sub> supply current <sup>(5)</sup> -40 to 85°C -40 to 105°C -40 to 125°C 25°C with PWU enabled Incremental current with LVI enabled at 25°C	3.3		SIDD	0.23 —  2 100	1.5 2.0 5.0 —	μΑ

1.  $V_{SS} = 0$  Vdc,  $T_A = T_L$  to  $T_H$ , unless otherwise noted. 2. Typical values reflect average measurement at 25°C only. Typical values are for reference only and are not tested in production.

3. Run (operating) I<sub>DD</sub> measured using trimmed internal oscillator, ADC off, all modules enabled. All pins configured as inputs and tied to 0.2 V from rail.

4. Wait IDD measured using trimmed internal oscillator, ADC off, all modules enabled. All pins configured as inputs and tied to 0.2 V from rail.

5. Stop I<sub>DD</sub> measured with all pins configured as inputs and tied to 0.2 V from rail. On the 8-pin versions, port B is configured as inputs with pullups enabled.



**3.3-Volt SPI Characteristics** 



Note: Not defined but normally MSB of character just received



a) SPI Slave Timing (CPHA = 0)

Note: Not defined but normally LSB of character previously transmitted

b) SPI Slave Timing (CPHA = 1)

Figure 19-12. SPI Slave Timing







© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE			
TITLE:		DOCUMENT NE	: 98ASH70169A	REV: C		
20 I DI TSSOP, PITCH	0.65MM	CASE NUMBER	25 MAY 2005			
		STANDARD: JE				