

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908qc8cdze

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **List of Sections**

Chapter 1 General Description
Chapter 2 Memory25
Chapter 3 Analog-to-Digital Converter (ADC10) Module
Chapter 4 Configuration Registers (CONFIG1 and CONFIG2)59
Chapter 5 Computer Operating Properly (COP)63
Chapter 6 Central Processor Unit (CPU)67
Chapter 7 External Interrupt (IRQ)79
Chapter 8 Keyboard Interrupt Module (KBI)85
Chapter 9 Low-Voltage Inhibit (LVI)93
Chapter 10 Oscillator Mode (OSC)97
Chapter 11 Input/Output Ports (PORTS)107
Chapter 12 Periodic Wakeup Module (PWU)117
Chapter 13 Enhanced Serial Communications Interface (ESCI) Module
Chapter 14 System Integration Module (SIM)153
Chapter 15 Serial Peripheral Interface (SPI) Module
Chapter 16 Timer Interface Module (TIM1)
Chapter 17 Timer Interface Module (TIM2)
Chapter 18 Development Support
Chapter 19 Electrical Specifications
Chapter 20 Ordering Information and Mechanical Specifications



	Registers	. 103
10.8.1	Oscillator Status and Control Register	. 103
10.8.2	Oscillator Trim Register (OSCTRIM)	. 105
	Chapter 11	
	Input/Output Ports (PORTS)	
11.1	Introduction	
11.2	Unused Pin Termination	. 107
11.3	Port A	
11.3.1	Port A Data Register	. 108
11.3.2	Data Direction Register A	
11.3.3	Port A Input Pullup Enable Register	. 109
11.4	Port B	. 110
11.4.1	Port B Data Register	. 110
11.4.2	Data Direction Register B	. 110
11.4.3	Port B Input Pullup Enable Register	. 111
11.5	Port C	. 112
11.5.1	Port C Data Register	. 112
11.5.2	Data Direction Register C	. 113
11.5.3	Port C Input Pullup Enable Register	. 114
11.6	Port D	. 114
11.6.1	Port D Data Register	. 114
11.6.2	Data Direction Register D	. 115
11.6.3	Port D Input Pullup Enable Register	. 116
	Chapter 12	
	Periodic Wakeup Module (PWU)	
12.1	Introduction	
12.2	Features	
12.3	Functional Description	. 117
12.4	Functional Description	. 117 . 118
12.4 12.5	Functional Description	. 117 . 118 . 118
12.4 12.5 12.5.1	Functional Description Interrupts Low-Power Modes Wait Mode	. 117 . 118 . 118 . 118
12.4 12.5 12.5.1 12.5.2	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode	. 117 . 118 . 118 . 118 . 119
12.4 12.5 12.5.1 12.5.2 12.6	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts	. 117 . 118 . 118 . 118 . 119
12.4 12.5 12.5.1 12.5.2 12.6 12.7	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals	. 117 . 118 . 118 . 118 . 119 . 119
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers	. 117 . 118 . 118 . 119 . 119 . 119
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register.	. 117 . 118 . 118 . 119 . 119 . 119 . 119
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register	. 117 . 118 . 118 . 119 . 119 . 119 . 119 . 120
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register.	. 117 . 118 . 118 . 119 . 119 . 119 . 119 . 120
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register.	. 117 . 118 . 118 . 119 . 119 . 119 . 119 . 120
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register	. 117 . 118 . 118 . 119 . 119 . 119 . 119 . 120
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2 12.8.3	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register	. 117 . 118 . 118 . 119 . 119 . 119 . 119 . 120 . 121
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2 12.8.3	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register  Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register	. 117 . 118 . 118 . 119 . 119 . 119 . 119 . 120 . 121
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2 12.8.3	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register	. 117 . 118 . 118 . 119 . 119 . 119 . 120 . 121 . 123 . 123
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8.1 12.8.2 12.8.3 13.1 13.2 13.3	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register Chapter 13 Enhanced Serial Communications Interface (ESCI) Module Introduction Features Functional Description	. 117 . 118 . 118 . 119 . 119 . 119 . 120 . 121 . 123 . 123
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2 12.8.3 13.1 13.2 13.3 13.3.1	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register. Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register. Periodic Wakeup Modulo Register. Periodic Wakeup Modulo Register. Periodic Wakeup Modulo Register.	. 117 . 118 . 118 . 119 . 119 . 119 . 120 . 121 . 123 . 123 . 125 . 126
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2 12.8.3 13.1 13.2 13.3 13.3.1 13.3.2	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register. Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register. Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register.  Chapter 13 Enhanced Serial Communications Interface (ESCI) Module Introduction Features. Functional Description Data Format Transmitter.	. 117 . 118 . 118 . 119 . 119 . 119 . 120 . 121 . 123 . 123 . 125 . 126 . 126
12.4 12.5 12.5.1 12.5.2 12.6 12.7 12.8 12.8.1 12.8.2 12.8.3 13.1 13.2 13.3 13.3.1	Functional Description Interrupts Low-Power Modes Wait Mode Stop Mode PWU During Break Interrupts I/O Signals Registers Periodic Wakeup Status and Control Register. Periodic Wakeup Prescaler Register Periodic Wakeup Modulo Register. Periodic Wakeup Modulo Register Periodic Wakeup Modulo Register.  Chapter 13 Enhanced Serial Communications Interface (ESCI) Module Introduction Features. Functional Description Data Format Transmitter.	. 117 . 118 . 118 . 119 . 119 . 119 . 120 . 121 . 123 . 123 . 125 . 126 . 126

Freescale Semiconductor

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



### Memory

TIMZ Counter Register Low (TZHOTL)   See page 215.   Reset:	Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
See   Page   P		TIM2 Counter Register Low	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TIM2 Counter Modulo   Register High (T2MODH)   See page 215   Reset:	\$0242	(T2CNTL)	Write:								
Social Register High (TZMODH)		See page 214.	Reset:	0	0	0	0	0	0	0	0
See page 215	00040			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
TIM2 Channel O Register Cept (T2SCD)   See page 215.   Feed:   See page 215.   See page 216.   See page 216.   See page 216.   See page 218.   See page 218.   See page 215.   See page 216.   Bit 15	\$0243		l l	1	1	1	1	1	1	1	1
See page 215		TIMO 0		•	· ·	· ·	Ī		•		
TIM2 Channel O Status and Control Register (T2CO)   Mrite:   See page 215.   Reset:   1	\$0244			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
S0245   Control Register (T2SC0)   See page 215.   Reset:   0			l	1	1	1	1	1	1	1	1
South   Control Register (T2SC0)   See page 215.   Reset:   O   O   O   O   O   O   O   O   O		TIM2 Channel 0 Status and	Read:	CH0F							
TIM2 Channel 0 Register   High (T2CHOH)   See page 218.   Reset:   Indeterminate after reset     Read:   CH1F   See page 218.   Reset:   Indeterminate after reset     Read:   CH1F   See page 218.   Reset:   Indeterminate after reset     Read:   CH1F   See page 218.   Reset:   Indeterminate after reset     Read:   CH1F   See page 218.   Reset:   Indeterminate after reset     Read:   CH1F   CH1IE   O   MS1A   ELS1B   ELS1A   TOV1   CH1MAX   Reset:   Indeterminate after reset     Read:   See page 218.   Reset:   Indeterminate after reset     Read:   Read:   See page 218.   Reset:   Indeterminate after reset     Read:   Read:   See page 218.   Reset:   Indeterminate after reset     Reset:   Reset:   Indeterminate after reset     Reset:   Indeterminate	\$0245		Write:	0	CH0IE	MS0B	MS0A	ELS0B	ELS0A	TOV0	CH0MAX
S0246   High (T2CH0H)   See page 218.   Reset:   Indeterminate after reset		See page 215.	Reset:	0	0	0	0	0	0	0	0
Name	00040			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Time	\$0246		l				la data maia a				
S0247		. •					Indetermina	te atter reset			
TIM2 Channel 1 Status and Control Register (T2SC1)   See page 215.   Reset:   0	\$0247	Low (T2CH0L)		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control Register (T2SC1)   See page 215.   See page 215.   Reset:   0		See page 218.	Reset:				Indetermina	te after reset			
Source   Control Register (T2SC1)   See page 215.   Reset:   0   0   0   0   0   0   0   0   0		TIM2 Channel 1 Status and	Read:	CH1F	CHIE	0	MS1A	FI S1B	FI S1A	TOV1	CH1MAX
TIM2 Channel 1 Register   High (T2CH1H)   See page 218.   Read:   Write:   Bit 15   Bit 14   Bit 13   Bit 12   Bit 11   Bit 10   Bit 9   Bit 8	\$0248		l l	0	OTTIL		WOTA	LLOID	LLOTA	1011	OTTIW/ DC
Solid   Fragister   Solid   See page 218.   See page 218.   Reset:   Indeterminate after reset   Solid   See page 218.   Reset:   Indeterminate after reset   Solid   See page 218.   Solid   See page 219.   See pa		See page 215.		0	0	0	0	0	0	0	0
See page 218.   Reset:   Indeterminate after reset	\$0249			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
South   Continue   Preside   South   See page   218.   Reset:   South   See page   219.   See page   219.   Reset:   South   See page   219.   Reset:   So		See page 218.	Reset:			l	Indetermina	te after reset			
See page 218.   Reset:   Indeterminate after reset	ያስ <b>ን</b> ላለ			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Periodic Wakeup Status and Control Register (PWUSC)   See page 119.   Reset:   0   0   0   0   0   0   0   0   0	ΨυΖτΛ		l l				Indeterminat	te after reset			
Periodic Wakeup Status and Control Register (PWUSC)   See page 119.   Reset:   0   0   0   0   0   0   0   0   0	\$024B	Reserved	1100011								
\$024C         and Control Register (PWUSC) See page 119.         Write:         PWUON SEL         PWUACK         PWUACK         PWUIE SMODE           \$024D         Periodic Wakeup Prescaler Register (PWUP) See page 120.         Read:         0<	Ψ02 1Β		l								
\$024C         and Control Register (PWUSC) See page 119.         Write:         PWUON SEL         PWUACK         PWUACK         PWUIE         SMODE           \$024D         Periodic Wakeup Prescaler Register (PWUP) See page 120.         Read:         0 <td></td> <td>Periodic Wakeup Status</td> <td>Read:</td> <td>0</td> <td>0</td> <td></td> <td>DWITCI K</td> <td>PWUF</td> <td>0</td> <td></td> <td></td>		Periodic Wakeup Status	Read:	0	0		DWITCI K	PWUF	0		
Periodic Wakeup Prescaler   Register (PWUP)   See page 120.   Reset:   0   0   0   0   0   0   0   0   0	\$024C	and Control Register		•		PWUON			-	PWUIE	SMODE
\$024D Register (PWUP) See page 120.  Reset: 0 0 0 0 0 0 0 0 0 0  Periodic Wakeup Modulo Register (PWUMOD) See page 121.  Reset: 0 0 0 0 0 0 0 0 0 0  Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0  See page 121.  Reset: 0 0 0 0 0 0 0 0 0 0 0	ψ0210		l	0	0	0	0	0		0	0
\$024D Register (PWUP) Write:		Periodic Wakeun Prescaler	Read:	0	0	0	0	D00	DOO	504	B00
Periodic Wakeup Modulo   Read:   Bit 7   Bit 6   Bit 5   Bit 4   Bit 3   Bit 2   Bit 1   Bit 0	\$024D		Write:					PS3	PS2	PS1	PS0
\$024E Register (PWUMOD) Write: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0  See page 121. Reset: 0 0 0 0 0 0 0 0		See page 120.	Reset:	0	0	0	0	0	0	0	0
See page 121. Reset: 0 0 0 0 0 0 0 0	\$024E			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_ Heimplemented D December 11 Heaffacted			Į.	0	0	0	0	0	0	0	0
= onlinpiemented   H  = Reserved			[		= Unimplem	ented	R	= Reserved	U = Unaff	fected	

Figure 2-2. Control, Status, and Data Registers (Sheet 6 of 8)

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



# 5.3.7 COPRS (COP Rate Select)

The COPRS signal reflects the state of the COP rate select bit (COPRS) in the configuration register 1 (CONFIG1). See Chapter 4 Configuration Registers (CONFIG1 and CONFIG2).

# 5.4 COP Control Register

The COP control register (COPCTL) is located at address \$FFFF and overlaps the reset vector. Writing any value to \$FFFF clears the COP counter and starts a new timeout period. Reading location \$FFFF returns the low byte of the reset vector.




Figure 5-2. COP Control Register (COPCTL)

# 5.5 Interrupts

The COP does not generate CPU interrupt requests.

### 5.6 Monitor Mode

The COP is disabled in monitor mode when  $V_{TST}$  is present on the  $\overline{IRQ}$  pin.

### 5.7 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

#### 5.7.1 Wait Mode

The COP continues to operate during wait mode. To prevent a COP reset during wait mode, periodically clear the COP counter.

### 5.7.2 Stop Mode

Stop mode turns off the BUSCLKX4 input to the COP and clears the SIM counter. Service the COP immediately before entering or after exiting stop mode to ensure a full COP timeout period after entering or exiting stop mode.

# 5.8 COP Module During Break Mode

The COP is disabled during a break interrupt with monitor mode when BDCOP bit is set in break auxiliary register (BRKAR).



# Table 6-1. Instruction Set Summary (Sheet 2 of 6)

Source	Operation	Description	E on			ec CC			Address Mode	Opcode	Operand	es
Form	Орогиион	Boodilphon	٧	Н	I	N	z	С	Add Mod	Opc	Ope	Cycles
BHS rel	Branch if Higher or Same (Same as BCC) $PC \leftarrow (PC) + 2 + rel? (C) = 0$					-	-	_	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	$PC \leftarrow (PC) + 2 + rel ? \overline{IRQ} = 1$	-	-	-	-	-	-	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? \overline{IRQ} = 0$	-	-	-	-	-	-	REL	2E	rr	3
BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT,X BIT opr,SP BIT opr,SP	Bit Test	(A) & (M)	0	_	_	<b>‡</b>	<b>‡</b>	_	IMM DIR EXT IX2 IX1 IX SP1 SP2	A5 B5 C5 D5 E5 F5 9EE5 9ED5	ii dd hh II ee ff ff ee ff	2 3 4 4 3 2 4 5
BLE opr	Branch if Less Than or Equal To (Signed Operands)	$PC \leftarrow (PC) + 2 + rel? (Z)   (N \oplus V) = 1$	-	-	-	-	-	-	REL	93	rr	3
BLO rel	Branch if Lower (Same as BCS)	$PC \leftarrow (PC) + 2 + rel? (C) = 1$	_	-	_	-	_	-	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? (C)   (Z) = 1$	_	_	_	_	_	_	REL	23	rr	3
BLT opr	Branch if Less Than (Signed Operands)	$PC \leftarrow (PC) + 2 + rel? (N \oplus V) = 1$	-	-	-	-	-	-	REL	91	rr	3
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel? (I) = 0$	-	-	-	-	-	-	REL	2C	rr	3
BMI rel	Branch if Minus	$PC \leftarrow (PC) + 2 + rel? (N) = 1$	-	-	-	-	-	-	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + 2 + rel? (I) = 1$	-	-	-	-	-	-	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel ? (Z) = 0$	_	-	_	-	_	-	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? (N) = 0$	_	-	-	_	_	-	REL	2A	rr	3
BRA rel	Branch Always	$PC \leftarrow (PC) + 2 + rel$	_	-	-	_	_	-	REL	20	rr	3
BRCLR n,opr,rel	Branch if Bit <i>n</i> in M Clear	$PC \leftarrow (PC) + 3 + rel? (Mn) = 0$	_	_	_	_	_	<b>‡</b>	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	55555555
BRN rel	Branch Never	PC ← (PC) + 2	-	-	_	-	-	-	REL	21	rr	3
BRSET n,opr,rel	Branch if Bit <i>n</i> in M Set	PC ← (PC) + 3 + <i>rel</i> ? (Mn) = 1	_	_	_	_	_	<b>‡</b>	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	55555555
BSET n,opr	Set Bit <i>n</i> in M	Mn ← 1	_	_	_	_	_	_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E	dd dd dd dd dd dd dd dd	4 4 4 4 4 4
BSR rel	Branch to Subroutine	$ \begin{array}{l} PC \leftarrow (PC) + 2;  push  (PCL) \\ SP \leftarrow (SP) - 1;  push  (PCH) \\ SP \leftarrow (SP) - 1 \\ PC \leftarrow (PC) + \mathit{rel} \end{array} $	_	_	_	_	_	_	REL	AD	rr	4
CBEQ opr,rel CBEQA #opr,rel CBEQX #opr,rel CBEQ opr,X+,rel CBEQ X+,rel CBEQ opr,SP,rel	Compare and Branch if Equal	$\begin{array}{l} PC \leftarrow (PC) + 3 + rel \; ? \; (A) - (M) = \$00 \\ PC \leftarrow (PC) + 3 + rel \; ? \; (A) - (M) = \$00 \\ PC \leftarrow (PC) + 3 + rel \; ? \; (X) - (M) = \$00 \\ PC \leftarrow (PC) + 3 + rel \; ? \; (A) - (M) = \$00 \\ PC \leftarrow (PC) + 2 + rel \; ? \; (A) - (M) = \$00 \\ PC \leftarrow (PC) + 4 + rel \; ? \; (A) - (M) = \$00 \\ \end{array}$	_	-	_	_	_	-	DIR IMM IMM IX1+ IX+ SP1	31 41 51 61 71 9E61	dd rr ii rr ii rr ff rr rr ff rr	5 4 4 5 4 6
CLC	Clear Carry Bit	C ← 0	_	_	_	-	-	0	INH	98		1
CLI	Clear Interrupt Mask	I ← 0	_	-	0	-	-	_	INH	9A		2

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



# Table 6-1. Instruction Set Summary (Sheet 6 of 6)

Source	Operation	Description V		Effe on C			-		ress	ode	Operand	es
Form	Operation			Н	ı	N	z	С	Addres	Opcode	Ope	Cycles
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1;  Push  (PCL) \\ SP \leftarrow (SP) - 1;  Push  (PCH) \\ SP \leftarrow (SP) - 1;  Push  (X) \\ SP \leftarrow (SP) - 1;  Push  (A) \\ SP \leftarrow (SP) - 1;  Push  (CCR) \\ SP \leftarrow (SP) - 1;  I \leftarrow 1 \\ PCH \leftarrow Interrupt  Vector  High  Byte \\ PCL \leftarrow Interrupt  Vector  Low  Byte \\ \end{array}$	_	_	1	_	_	_	INH	83		9
TAP	Transfer A to CCR	CCR ← (A)	<b>‡</b>	\$	<b>\$</b>	<b>\$</b>	\$	<b>‡</b>	INH	84		2
TAX	Transfer A to X	X ← (A)	-	-	-	-	-	-	INH	97		1
TPA	Transfer CCR to A	A ← (CCR)	-	-	-	-	-	-	INH	85		1
TST opr TSTA TSTX TST opr,X TST ,X TST opr,SP	Test for Negative or Zero	(A) – \$00 or (X) – \$00 or (M) – \$00	0	_	_	<b>‡</b>	<b>‡</b>	_	DIR INH INH IX1 IX SP1	3D 4D 5D 6D 7D 9E6D	dd ff ff	3 1 1 3 2 4
TSX	Transfer SP to H:X	H:X ← (SP) + 1	-	-	-	-	-	-	INH	95		2
TXA	Transfer X to A	$A \leftarrow (X)$	-	-	_	-	-	-	INH	9F		1
TXS	Transfer H:X to SP	$(SP) \leftarrow (H:X) - 1$	-	-	-	-	-	-	INH	94		2
WAIT	Enable Interrupts; Wait for Interrupt	I bit ← 0; Inhibit CPU clocking until interrupted	-	-	0	-	-	-	INH	8F		1

		ditti interrupte	ч	
Α	Accumulator		n	Any bit
С	Carry/borrow bit		opr	Operand (one or two bytes)
CCR	Condition code register		PC	Program counter
dd	Direct address of operand			Program counter high byte
dd rr	Direct address of operand and relative offse	et of branch instruction		Program counter low byte
DD	Direct to direct addressing mode			Relative addressing mode
DIR	Direct addressing mode		rel	Relative program counter offset byte
DIX+	Direct to indexed with post increment addre		rr	Relative program counter offset byte
ee ff	High and low bytes of offset in indexed, 16-b	oit offset addressing	SP1	
EXT	Extended addressing mode		SP2	1
ff	Offset byte in indexed, 8-bit offset addressing	ng	SP	Stack pointer
H	Half-carry bit		Ü	Undefined
Η	Index register high byte		٧	Overflow bit
hh II	High and low bytes of operand address in e	xtended addressing	X	Index register low byte
I ::	Interrupt mask		Z	Zero bit
ii MD	Immediate operand byte		&	Logical AND
IMD	Immediate source to direct destination addr	essing mode	ı	Logical OR
IMM	Immediate addressing mode		$\oplus$	Logical EXCLUSIVE OR
INH	Inherent addressing mode		()	Contents of
IX	Indexed, no offset addressing mode		<del>-</del> ( )	Negation (two's complement)
IX+	Indexed, no offset, post increment addressing	•	#	Immediate value
IX+D	Indexed with post increment to direct address	ssing mode	**	Sign extend
IX1	Indexed, 8-bit offset addressing mode		$\leftarrow$	Loaded with
IX1+	Indexed, 8-bit offset, post increment address	sing mode	?	If
IX2	Indexed, 16-bit offset addressing mode			Concatenated with
M	Memory location		<b>‡</b>	Set or cleared
N	Negative bit		_	Not affected

# 6.8 Opcode Map

See Table 6-2.



# Chapter 7 External Interrupt (IRQ)

### 7.1 Introduction

The IRQ (external interrupt) module provides a maskable interrupt input.

IRQ functionality is enabled by setting configuration register 2 (CONFIG2) IRQEN bit accordingly. A zero disables the IRQ function and IRQ will assume the other shared functionalities. A one enables the IRQ function. See Chapter 4 Configuration Registers (CONFIG1 and CONFIG2) for more information on enabling the IRQ pin.

The IRQ pin shares its pin with general-purpose input/output (I/O) port pins. See Figure 7-1 for port location of this shared pin.

# 7.2 Features

Features of the IRQ module include:

- A dedicated external interrupt pin IRQ
- IRQ interrupt control bits
- · Programmable edge-only or edge and level interrupt sensitivity
- Automatic interrupt acknowledge
- Internal pullup device

# 7.3 Functional Description

A low level applied to the external interrupt request ( $\overline{IRQ}$ ) pin can latch a CPU interrupt request. Figure 7-2 shows the structure of the IRQ module.

Interrupt signals on the  $\overline{IRQ}$  pin are latched into the IRQ latch. The IRQ latch remains set until one of the following actions occurs:

- IRQ vector fetch. An IRQ vector fetch automatically generates an interrupt acknowledge signal that clears the latch that caused the vector fetch.
- Software clear. Software can clear the IRQ latch by writing a 1 to the ACK bit in the interrupt status and control register (INTSCR).
- Reset. A reset automatically clears the IRQ latch.

The external  $\overline{IRQ}$  pin is falling edge sensitive out of reset and is software-configurable to be either falling edge or falling edge and low level sensitive. The MODE bit in INTSCR controls the triggering sensitivity of the  $\overline{IRQ}$  pin.



### **Oscillator Mode (OSC)**

from \$FFC0 into OSCTRIM if needed. The factory trim value provides the accuracy required for communication using force monitor mode. Trimming the device in the user application board will provide the most accurate trim value. See Oscillator Characteristics in the Electrical Chapter of this data book for additional information on factory trim.

### 10.3.2.2 Internal to External Clock Switching

When external clock source (external OSC, RC, or XTAL) is desired, the user must perform the following steps:

- 1. For external crystal circuits only, configure OSCOPT[1:0] to external crystal. To help precharge an external crystal oscillator, momentarily configure OSC2 as an output and drive it high for several cycles. This can help the crystal circuit start more robustly.
- Configure OSCOPT[1:0] and ECFS[1:0] according to 10.8.1 Oscillator Status and Control Register. The oscillator module control logic will then enable OSC1 as an external clock input and, if the external crystal option is selected, OSC2 will also be enabled as the clock output. If RC oscillator option is selected, enabling the OSC2 output may change the bus frequency.
- 3. Create a software delay to provide the stabilization time required for the selected clock source (crystal, resonator, RC). A good rule of thumb for crystal oscillators is to wait 4096 cycles of the crystal frequency; i.e., for a 4-MHz crystal, wait approximately 1 ms.
- 4. After the stabilization delay has elapsed, set ECGON.

After ECGON set is detected, the OSC module checks for oscillator activity by waiting two external clock rising edges. The OSC module then switches to the external clock. Logic provides a coherent transition. The OSC module first sets ECGST and then stops the internal oscillator.

### 10.3.2.3 External to Internal Clock Switching

After following the procedures to switch to an external clock source, it is possible to go back to the internal source. By clearing the OSCOPT[1:0] bits and clearing the ECGON bit, the external circuit will be disengaged. The bus clock will be derived from the selected internal clock source based on the ICFS[1:0] bits.

### 10.3.3 External Oscillator

The external oscillator option is designed for use when a clock signal is available in the application to provide a clock source to the MCU. The OSC1 pin is enabled as an input by the oscillator module. The clock signal is used directly to create BUSCLKX4 and also divided by two to create BUSCLKX2.

In this configuration, the OSC2 pin cannot output BUSCLKX4. The OSC2EN bit will be forced clear to enable alternative functions on the pin.

### 10.3.4 XTAL Oscillator

The XTAL oscillator circuit is designed for use with an external crystal or ceramic resonator to provide an accurate clock source. In this configuration, the OSC2 pin is dedicated to the external crystal circuit. The OSC2EN bit has no effect when this clock mode is selected.

In its typical configuration, the XTAL oscillator is connected in a Pierce oscillator configuration, as shown in Figure 10-2. This figure shows only the logical representation of the internal components and may not represent actual circuitry.



### **Oscillator Mode (OSC)**




Figure 10-4. Oscillator Status and Control Register (OSCSC)

### OSCOPT1:OSCOPT0 — OSC Option Bits

These read/write bits allow the user to change the clock source for the MCU. The default reset condition has the bus clock being derived from the internal oscillator. See 10.3.2.2 Internal to External Clock Switching for information on changing clock sources.

OSCOPT1	OSCOPT0	Oscillator Modes
0	0	Internal oscillator (frequency selected using ICFSx bits)
0	1	External oscillator clock
1	0	External RC
1	1	External crystal (range selected using ECFSx bits)

### ICFS1:ICFS0 — Internal Clock Frequency Select Bits

These read/write bits enable the frequency to be increased for applications requiring a faster bus clock when running off the internal oscillator. The WAIT instruction has no effect on the oscillator logic. BUSCLKX2 and BUSCLKX4 continue to drive to the SIM module.

ICFS1	ICFS0	Internal Clock Frequency
0	0	4.0 MHz — default reset condition
0	1	8.0 MHz
1	0	12.8 MHz
1	1	25.6 MHz

### ECFS1:ECFS0 — External Crystal Frequency Select Bits

These read/write bits enable the specific amplifier for the crystal frequency range. Refer to oscillator characteristics table in the Electricals section for information on maximum external clock frequency versus supply voltage.

ECFS1	ECFS0	External Crystal Frequency
0	0	8 MHz – 32 MHz
0	1	1 MHz – 8 MHz
1	0	32 kHz – 100 kHz
1	1	Reserved

### ECGON — External Clock Generator On Bit

This read/write bit enables the OSC1 pin as the clock input to the MCU, so that the switching process can be initiated. This bit is cleared by reset. This bit is ignored in monitor mode with the internal oscillator bypassed.

1 = External clock enabled

0 = External clock disabled

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



### **ECGST** — External Clock Status Bit

This read-only bit indicates whether an external clock source is engaged to drive the system clock.

- 1 = An external clock source engaged
- 0 = An external clock source disengaged

# 10.8.2 Oscillator Trim Register (OSCTRIM)




Figure 10-5. Oscillator Trim Register (OSCTRIM)

### TRIM7–TRIM0 — Internal Oscillator Trim Factor Bits

These read/write bits change the internal capacitance used by the internal oscillator. By measuring the period of the internal clock and adjusting this factor accordingly, the frequency of the internal clock can be fine tuned. Increasing (decreasing) this factor by one increases (decreases) the period by approximately 0.2% of the untrimmed oscillator period. The oscillator period is based on the oscillator frequency selected by the ICFS bits in OSCSC.



- Framing error (FE) The FE bit in SCS1 is set when a 0 occurs where the receiver expects a stop bit. The framing error interrupt enable bit, FEIE, in SCC3 enables FE to generate ESCI error interrupt requests.
- Parity error (PE) The PE bit in SCS1 is set when the ESCI detects a parity error in incoming data. The parity error interrupt enable bit, PEIE, in SCC3 enables PE to generate ESCI error interrupt requests.

# 13.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

### 13.5.1 Wait Mode

The ESCI module remains active in wait mode. Any enabled interrupt request from the ESCI module can bring the MCU out of wait mode.

If ESCI module functions are not required during wait mode, reduce power consumption by disabling the module before executing the WAIT instruction.

# 13.5.2 Stop Mode

The ESCI module is inactive in stop mode. The STOP instruction does not affect ESCI register states. ESCI module operation resumes after the MCU exits stop mode.

Because the internal clock is inactive during stop mode, entering stop mode during an ESCI transmission or reception results in invalid data.

# 13.6 ESCI During Break Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. See BFCR in the SIM section of this data sheet.

To allow software to clear status bits during a break interrupt, write a 1 to BCFE. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a 0 to BCFE. With BCFE cleared (its default state), software can read and write registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is cleared. After the break, doing the second step clears the status bit.

# 13.7 I/O Signals

The ESCI module can share its pins with the general-purpose I/O pins. See Figure 13-1 for the port pins that are shared.

# 13.7.1 ESCI Transmit Data (TxD)

The TxD pin is the serial data output from the ESCI transmitter. When the ESCI is enabled, the TxD pin becomes an output.

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



**Enhanced Serial Communications Interface (ESCI) Module** 

## 13.7.2 ESCI Receive Data (RxD)

The RxD pin is the serial data input to the ESCI receiver. When the ESCI is enabled, the RxD pin becomes an input.

# 13.8 Registers

The following registers control and monitor operation of the ESCI:

- ESCI control register 1, SCC1
- ESCI control register 2, SCC2
- ESCI control register 3, SCC3
- ESCI status register 1, SCS1
- ESCI status register 2, SCS2
- ESCI data register, SCDR
- ESCI baud rate register, SCBR
- ESCI prescaler register, SCPSC
- ESCI arbiter control register, SCIACTL
- ESCI arbiter data register, SCIADAT

# 13.8.1 ESCI Control Register 1

ESCI control register 1 (SCC1):

- Enables loop mode operation
- Enables the ESCI
- Controls output polarity
- · Controls character length
- Controls ESCI wakeup method
- Controls idle character detection
- Enables parity function
- Controls parity type




Figure 13-9. ESCI Control Register 1 (SCC1)

# LOOPS — Loop Mode Select Bit

This read/write bit enables loop mode operation. In loop mode the RxD pin is disconnected from the ESCI, and the transmitter output goes into the receiver input. Both the transmitter and the receiver must be enabled to use loop mode.

- 1 = Loop mode enabled
- 0 = Normal operation enabled



**System Integration Module (SIM)** 

### 14.4.2 Active Resets from Internal Sources

The RST pin is initially setup as a general-purpose input after a POR. Setting the RSTEN bit in the CONFIG2 register enables the pin for the reset function. This section assumes the RSTEN bit is set when describing activity on the RST pin.

### NOTE

For POR and LVI resets, the SIM cycles through 4096 BUSCLKX4 cycles. The internal reset signal then follows the sequence from the falling edge of RST shown in Figure 14-4.

The COP reset is asynchronous to the bus clock.

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around the MCU.

All internal reset sources actively pull the RST pin low for 32 BUSCLKX4 cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles (see Figure 14-4). An internal reset can be caused by an illegal address, illegal opcode, COP time out, LVI, or POR (see Figure 14-5).




Figure 14-4. Internal Reset Timing




Figure 14-5. Sources of Internal Reset

**Table 14-2. Reset Recovery Timing** 

Reset Recovery Type	Actual Number of Cycles
POR/LVI	4163 (4096 + 64 + 3)
All others	67 (64 + 3)

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



### 14.6.2.1 Interrupt Status Register 1




Figure 14-11. Interrupt Status Register 1 (INT1)

### IF1-IF6 — Interrupt Flags

These flags indicate the presence of interrupt requests from the sources shown in Table 14-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

### Bit 0 and 1— Always read 0

### 14.6.2.2 Interrupt Status Register 2




Figure 14-12. Interrupt Status Register 2 (INT2)

### IF7-IF14 — Interrupt Flags

This flag indicates the presence of interrupt requests from the sources shown in Table 14-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

### 14.6.2.3 Interrupt Status Register 3




Figure 14-13. Interrupt Status Register 3 (INT3)

# IF22-IF15 — Interrupt Flags

These flags indicate the presence of interrupt requests from the sources shown in Table 14-3.

- 1 = Interrupt request present
- 0 = No interrupt request present

## 14.6.3 Reset

All reset sources always have equal and highest priority and cannot be arbitrated.

### MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



#### Serial Peripheral Interface (SPI) Module




Figure 15-12. CPHA/SS Timing

#### NOTE

A high on the  $\overline{SS}$  pin of a slave SPI puts the MISO pin in a high-impedance state. The slave SPI ignores all incoming SPSCK clocks, even if it was already in the middle of a transmission.

When an SPI is configured as a master, the  $\overline{SS}$  input can be used in conjunction with the MODF flag to prevent multiple masters from driving MOSI and SPSCK. (See 15.3.6.2 Mode Fault Error.) For the state of the  $\overline{SS}$  pin to set the MODF flag, the MODFEN bit in the SPSCK register must be set. If the MODFEN bit is 0 for an SPI master, the  $\overline{SS}$  pin can be used as a general-purpose I/O under the control of the data direction register of the shared I/O port. When MODFEN is 1, it is an input-only pin to the SPI regardless of the state of the data direction register of the shared I/O port.

User software can read the state of the  $\overline{SS}$  pin by configuring the appropriate pin as an input and reading the port data register. See Table 15-2.

SPE	SPMSTR	MODFEN	SPI Configuration	Function of SS Pin
0	X <sup>(1)</sup>	Х	Not enabled	General-purpose I/O; SS ignored by SPI
1	0	Х	Slave	Input-only to SPI
1	1	0	Master without MODF	General-purpose I/O; SS ignored by SPI
1	1	1	Master with MODF	Input-only to SPI

**Table 15-2. SPI Configuration** 

# 15.8 Registers

The following registers allow the user to control and monitor SPI operation:

- SPI control register (SPCR)
- SPI status and control register (SPSCR)
- SPI data register (SPDR)

### 15.8.1 SPI Control Register

The SPI control register:

- Enables SPI module interrupt requests
- Configures the SPI module as master or slave
- Selects serial clock polarity and phase
- Configures the SPSCK, MOSI, and MISO pins as open-drain outputs
- Enables the SPI module

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5

<sup>1.</sup> X = Don't care



Serial Peripheral Interface (SPI) Module

## 15.8.2 SPI Status and Control Register

The SPI status and control register contains flags to signal these conditions:

- Receive data register full
- Failure to clear SPRF bit before next byte is received (overflow error)
- Inconsistent logic level on SS pin (mode fault error)
- Transmit data register empty

The SPI status and control register also contains bits that perform these functions:

- Enable error interrupts
- Enable mode fault error detection
- · Select master SPI baud rate




Figure 15-14. SPI Status and Control Register (SPSCR)

### SPRF — SPI Receiver Full Bit

This clearable, read-only flag is set each time a byte transfers from the shift register to the receive data register. SPRF generates a interrupt request if the SPRIE bit in the SPI control register is set also. During an SPRF interrupt, user software can clear SPRF by reading the SPI status and control register with SPRF set followed by a read of the SPI data register.

- 1 = Receive data register full
- 0 = Receive data register not full

### **ERRIE** — Error Interrupt Enable Bit

This read/write bit enables the MODF and OVRF bits to generate interrupt requests.

- 1 = MODF and OVRF can generate interrupt requests
- 0 = MODF and OVRF cannot generate interrupt requests

#### OVRF — Overflow Bit

This clearable, read-only flag is set if software does not read the byte in the receive data register before the next full byte enters the shift register. In an overflow condition, the byte already in the receive data register is unaffected, and the byte that shifted in last is lost. Clear the OVRF bit by reading the SPI status and control register with OVRF set and then reading the receive data register.

- 1 = Overflow
- 0 = No overflow

### **MODF** — Mode Fault Bit


This clearable, read-only flag is set in a slave SPI if the SS pin goes high during a transmission with MODFEN set. In a master SPI, the MODF flag is set if the SS pin goes low at any time with the MODFEN bit set. Clear MODF by reading the SPI status and control register (SPSCR) with MODF set and then writing to the SPI control register (SPCR).

- $1 = \overline{SS}$  pin at inappropriate logic level
- $0 = \overline{SS}$  pin at appropriate logic level

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



### **Timer Interface Module (TIM2)**



All port pins can be configured with internal pullup

PTC not available on 16-pin devices (see note in 11.1 Introduction)

PTD not available on 16-pin or 20-pin devices (see note in 11.1 Introduction)

Figure 17-1. Block Diagram Highlighting TIM2 Block and Pins

MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5



### **Electrical Specifications**

# 19.12 Supply Current Characteristics

Characteristic <sup>(1)</sup>	Voltage	Bus Frequency (MHz)	Symbol	Typ <sup>(2)</sup>	Max	Unit
Run mode V <sub>DD</sub> supply current <sup>(3)</sup>	5.0 3.3	3.2 3.2	RI <sub>DD</sub>	5.0 2.6	8.5 4.5	mA
Wait mode V <sub>DD</sub> supply current <sup>(4)</sup>	5.0 3.3	3.2 3.2	WI <sub>DD</sub>	1.8 1.2	3.3 2.2	mA
Stop mode V <sub>DD</sub> supply current <sup>(5)</sup> -40 to 85°C  -40 to 105°C  -40 to 125°C  25°C with PWU enabled Incremental current with LVI enabled at 25°C	5.0		- SI <sub>DD</sub>	0.40 — — 12 125	1.5 2.0 6.5 —	μА
Stop mode V <sub>DD</sub> supply current <sup>(5)</sup> -40 to 85°C  -40 to 105°C  -40 to 125°C  25°C with PWU enabled Incremental current with LVI enabled at 25°C	3.3			0.23 — — 2 100	1.5 2.0 5.0 —	μА

<sup>1.</sup>  $V_{SS} = 0$  Vdc,  $T_A = T_L$  to  $T_H$ , unless otherwise noted. 2. Typical values reflect average measurement at 25°C only. Typical values are for reference only and are not tested in production.

<sup>3.</sup> Run (operating) I<sub>DD</sub> measured using trimmed internal oscillator, ADC off, all modules enabled. All pins configured as inputs and tied to 0.2 V from rail.

<sup>4.</sup> Wait I<sub>DD</sub> measured using trimmed internal oscillator, ADC off, all modules enabled. All pins configured as inputs and tied to 0.2 V from rail.

<sup>5.</sup> Stop I<sub>DD</sub> measured with all pins configured as inputs and tied to 0.2 V from rail. On the 8-pin versions, port B is configured as inputs with pullups enabled.






Figure 19-9. Typical 5-Volt Run Current versus Bus Frequency (25 C)





Figure 19-10. Typical 3.3-Volt Run Current versus Bus Frequency (25 C)





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:  28 LEAD 0.65 PITCH TSSOP  4.4 WIDE BODY, 1.2 MAX HEIGHT		DOCUMENT NO: 98ARS23923W		REV: C	
		CASE NUMBER: 1168-02		18 AUG 2006	
		STANDARD: JEDEC MO-153 AE			