



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	80
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90347epmc-gs-614e1

Contents

Product Lineup	3
Pin Assignments	6
Pin Description	12
I/O Circuit Type	19
Handling Devices	23
Block Diagrams	26
Memory Map	28
I/O Map	30
CAN Controllers	41
Interrupt Factors, Interrupt Vectors,	
Interrupt Control Register	48
Electrical Characteristics	50
Absolute Maximum Ratings	50
Recommended Operating Conditions	52
DC Characteristics	53
AC Characteristics	55
Clock Timing	55
Reset Standby Input	58
Power On Reset	59
Clock Output Timing	59
Bus Timing (Read)	60
Bus Timing (Write)	61
Ready Input Timing	62
Hold Timing	63
LIN-UART0/1/2/3	64
Trigger Input Timing	69
Timer Related Resource Input Timing	70
Timer Related Resource Output Timing	70
I2C Timing	71
A/D Converter	72
Definition of A/D Converter Terms	73
Notes on A/D Converter Section	74
Flash Memory Program/Erase Characteristics	76
Example Characteristics	77
Ordering Information	86
Package Dimensions	89
Major Changes	91

3. Pin Description

Pin No.		Pin name	I/O Circuit type ^{*3}	Function
QFP100 ^{*1}	LQFP100 ^{*2}			
1 to 4	99 to 2	P24 to P27	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A20 to A23		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
5	3	P30	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
6	4	P31	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		RD		External read strobe output pin. This function is enabled when the external bus is enabled.
		IN5		Trigger input pin for input capture.
7	5	P32	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the WR/WRL pin output is disabled.
		WR / WRL		Write strobe output pin for the <u>external_data</u> bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. <u>WRL</u> is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the WRH pin output is disabled.
		WRH		Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.

(Continued)

Pin No.		Pin name	I/O Circuit type ^{*3}	Function
QFP100 ^{*1}	LQFP100 ^{*2}			
9	7	P34	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare.
10	8	P35	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare.
11	9	P36	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
		RDY		External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare.
12	10	P37	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
		CLK		Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7		Waveform output pin for output compare
13, 14	11, 12	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)
		X0A, X1A	B	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)
15	13	V _{CC}	—	Power (3.5 V to 5.5 V) input pin
16	14	V _{SS}	—	GND pin
17	15	C	K	This is the power supply stabilization capacitor. This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 μF.
18	16	P42	F	General purpose I/O pin.
		IN6		Trigger input pin for input capture.
		RX1		RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)
		INT9R		External interrupt request input pin

(Continued)

Pin No.		Pin name	I/O Circuit type* ³	Function
QFP100* ¹	LQFP100* ²			
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{CC} .
34	32	AVRL	K	Lower reference voltage input pin for the A/D Converter
35	33	AV _{SS}	K	Analog GND pin for the A/D Converter
36 to 43	34 to 41	P60 to P67	I	General purpose I/O pins.
		AN0 to AN7		Analog input pins for the A/D converter
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs
44	42	V _{SS}	—	GND pin
45 to 50	43 to 48	P70 to P75	I	General purpose I/O pins.
		AN16 to AN21		Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT0 to INT5		External interrupt request input pins
51	49	MD2	D	Input pin for specifying the operating mode.
52, 53	50, 51	MD1, MD0	C	Input pins for specifying the operating mode.
54	52	RST	E	Reset input pin
55, 56	53, 54	P76, P77	I	General purpose I/O pins.
		AN22, AN23		Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT6, INT7		External interrupt request input pins
57	55	P80	F	General purpose I/O pin.
		TIN0		Event input pin for the reload timer
		ADTG		Trigger input pin for the A/D converter
		INT12R		External interrupt request input pin
58	56	P81	F	General purpose I/O pin.
		TOT0		Output pin for the reload timer
		CKOT		Output pin for the clock monitor
		INT13R		External interrupt request input pin
59	57	P82	M	General purpose I/O pin.
		SIN0		Serial data input pin for UART0
		TIN2		Event input pin for the reload timer
		INT14R		External interrupt request input pin
60	58	P83	F	General purpose I/O pin.
		SOT0		Serial data output pin for UART0
		TOT2		Output pin for the reload timer

(Continued)

(Continued)

Pin No.		Pin name	I/O Circuit type ^{*3}	Function
QFP100 ^{*1}	LQFP100 ^{*2}			
96	94	P17	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD15		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
97 to 100	95 to 98	P20 to P23	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A16 to A19		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).
		PPG9,PPGB,PPGD,PPGF		Output pins for PPGs

1 : FPT-100P-M06

2 : FPT-100P-M20

3 : For I/O circuit type, refer to "I/O Circuit Type".

Address	Register	Abbreviation	Access	Resource name	Initial value
0000A5 _H	Automatic Ready Function Select Register	ARSR	W	External Memory Access	0011XX00 _B
0000A6 _H	External Address Output Control Register	HACR	W		00000000 _B
0000A7 _H	Bus Control Signal Selection Register	ECSR	W		0000000X _B
0000A8 _H	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXXX111 _B
0000A9 _H	Time Base Timer Control Register	TBTC	W,R/W	Time Base Timer	1XX00100 _B
0000AA _H	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 _B
0000AB _H	Reserved				
0000AC _H	DMA Enable L Register	DERL	R/W	DMA	00000000 _B
0000AD _H	DMA Enable H Register	DERH	R/W		00000000 _B
0000AE _H	Flash Control Status Register (Flash memory devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 _B
0000AF _H	Reserved				
0000B0 _H	Interrupt Control Register 00	ICR00	W,R/W	Interrupt Control	00000111 _B
0000B1 _H	Interrupt Control Register 01	ICR01	W,R/W		00000111 _B
0000B2 _H	Interrupt Control Register 02	ICR02	W,R/W		00000111 _B
0000B3 _H	Interrupt Control Register 03	ICR03	W,R/W		00000111 _B
0000B4 _H	Interrupt Control Register 04	ICR04	W,R/W		00000111 _B
0000B5 _H	Interrupt Control Register 05	ICR05	W,R/W		00000111 _B
0000B6 _H	Interrupt Control Register 06	ICR06	W,R/W		00000111 _B
0000B7 _H	Interrupt Control Register 07	ICR07	W,R/W		00000111 _B
0000B8 _H	Interrupt Control Register 08	ICR08	W,R/W		00000111 _B
0000B9 _H	Interrupt Control Register 09	ICR09	W,R/W		00000111 _B
0000BA _H	Interrupt Control Register 10	ICR10	W,R/W		00000111 _B
0000BB _H	Interrupt Control Register 11	ICR11	W,R/W		00000111 _B
0000BC _H	Interrupt Control Register 12	ICR12	W,R/W		00000111 _B
0000BD _H	Interrupt Control Register 13	ICR13	W,R/W		00000111 _B
0000BE _H	Interrupt Control Register 14	ICR14	W,R/W		00000111 _B
0000BF _H	Interrupt Control Register 15	ICR15	W,R/W		00000111 _B
0000C0 _H	D/A Converter Data 0	DAT0	R/W	D/A Converter	XXXXXXXXX _B
0000C1 _H	D/A Converter Data 1	DAT1	R/W		XXXXXXXXX _B
0000C2 _H	D/A Control 0	DACR0	R/W		XXXXXXXX0 _B
0000C3 _H	D/A Control 1	DACR1	R/W		XXXXXXXX0 _B

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
007970 _H	I ² C Bus Status Register 0	IBSR0	R	I ² C Interface 0	00000000 _B
007971 _H	I ² C Bus Control Register 0	IBCR0	W,R/W		00000000 _B
007972 _H	I ² C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 _B
007973 _H		ITBAH0	R/W		00000000 _B
007974 _H	I ² C 10-bit Slave Address Mask Register 0	ITMKL0	R/W		11111111 _B
007975 _H		ITMKH0	R/W		00111111 _B
007976 _H	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 _B
007977 _H	I ² C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 _B
007978 _H	I ² C Data Register 0	IDAR0	R/W		00000000 _B
007979 _H , 00797A _H	Reserved				
00797B _H	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111 _B
00797C _H to 00797F _H	Reserved				
007980 _H	I ² C Bus Status Register 1	IBSR1	R	I ² C Interface 1	00000000 _B
007981 _H	I ² C Bus Control Register 1	IBCR1	W,R/W		00000000 _B
007982 _H	I ² C 10-bit Slave Address Register 1	ITBAL1	R/W		00000000 _B
007983 _H		ITBAH1	R/W		00000000 _B
007984 _H	I ² C 10-bit Slave Address Mask Register 1	ITMKL1	R/W		11111111 _B
007985 _H		ITMKH1	R/W		00111111 _B
007986 _H	I ² C 7-bit Slave Address Register 1	ISBA1	R/W		00000000 _B
007987 _H	I ² C 7-bit Slave Address Mask Register 1	ISMK1	R/W		01111111 _B
007988 _H	I ² C Data Register 1	IDAR1	R/W		00000000 _B
007989 _H , 00798A _H	Reserved				
00798B _H	I ² C Clock Control Register 1	ICCR1	R/W	I ² C Interface 1	00011111 _B
00798C _H to 0079C1 _H	Reserved				
0079C2 _H	Clock Modulator Control Register	CMCR	R, R/W	Clock Modulator	0001X000 _B
0079C3 _H to 0079DF _H	Reserved				

(Continued)

List of Control Registers (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007B00 _H	007D00 _H	Control Status Register	CSR	R/W, W R/W, R	0XXXXX0X1 _B 00XXX000 _B
007B01 _H	007D01 _H				
007B02 _H	007D02 _H	Last Event Indicator Register	LEIR	R/W	000X0000 _B XXXXXXXXXX _B
007B03 _H	007D03 _H				
007B04 _H	007D04 _H	Receive And Transmit Error Counter	RTEC	R	00000000 _B 00000000 _B
007B05 _H	007D05 _H				
007B06 _H	007D06 _H	Bit Timing Register	BTR	R/W	11111111 _B X1111111 _B
007B07 _H	007D07 _H				
007B08 _H	007D08 _H	IDE Register	IDER	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B09 _H	007D09 _H				
007B0A _H	007D0A _H	Transmit RTR Register	TRTRR	R/W	00000000 _B 00000000 _B
007B0B _H	007D0B _H				
007B0C _H	007D0C _H	Remote Frame Receive Waiting Register	RFWTR	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B0D _H	007D0D _H				
007B0E _H	007D0E _H	Transmit Interrupt Enable Register	TIER	R/W	00000000 _B 00000000 _B
007B0F _H	007D0F _H				
007B10 _H	007D10 _H	Acceptance Mask Select Register	AMSR	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B11 _H	007D11 _H				
007B12 _H	007D12 _H				XXXXXXXXXX _B XXXXXXXXXX _B
007B13 _H	007D13 _H				
007B14 _H	007D14 _H	Acceptance Mask Register 0	AMR0	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B15 _H	007D15 _H				
007B16 _H	007D16 _H				XXXXXXXXXX _B XXXXXXXXXX _B
007B17 _H	007D17 _H				
007B18 _H	007D18 _H	Acceptance Mask Register 1	AMR1	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B19 _H	007D19 _H				
007B1A _H	007D1A _H				XXXXXXXXXX _B XXXXXXXXXX _B
007B1B _H	007D1B _H				

List of Message Buffers (ID Registers) (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A40 _H	007C40 _H	ID Register 8	IDR8	R/W	XXXXXXXXX _B
007A41 _H	007C41 _H				XXXXXXXXX _B
007A42 _H	007C42 _H				XXXXXXXXX _B
007A43 _H	007C43 _H				XXXXXXXXX _B
007A44 _H	007C44 _H	ID Register 9	IDR9	R/W	XXXXXXXXX _B
007A45 _H	007C45 _H				XXXXXXXXX _B
007A46 _H	007C46 _H				XXXXXXXXX _B
007A47 _H	007C47 _H				XXXXXXXXX _B
007A48 _H	007C48 _H	ID Register 10	IDR10	R/W	XXXXXXXXX _B
007A49 _H	007C49 _H				XXXXXXXXX _B
007A4A _H	007C4A _H				XXXXXXXXX _B
007A4B _H	007C4B _H				XXXXXXXXX _B
007A4C _H	007C4C _H	ID Register 11	IDR11	R/W	XXXXXXXXX _B
007A4D _H	007C4D _H				XXXXXXXXX _B
007A4E _H	007C4E _H				XXXXXXXXX _B
007A4F _H	007C4F _H				XXXXXXXXX _B
007A50 _H	007C50 _H	ID Register 12	IDR12	R/W	XXXXXXXXX _B
007A51 _H	007C51 _H				XXXXXXXXX _B
007A52 _H	007C52 _H				XXXXXXXXX _B
007A53 _H	007C53 _H				XXXXXXXXX _B
007A54 _H	007C54 _H	ID Register 13	IDR13	R/W	XXXXXXXXX _B
007A55 _H	007C55 _H				XXXXXXXXX _B
007A56 _H	007C56 _H				XXXXXXXXX _B
007A57 _H	007C57 _H				XXXXXXXXX _B
007A58 _H	007C58 _H	ID Register 14	IDR14	R/W	XXXXXXXXX _B
007A59 _H	007C59 _H				XXXXXXXXX _B
007A5A _H	007C5A _H				XXXXXXXXX _B
007A5B _H	007C5B _H				XXXXXXXXX _B
007A5C _H	007C5C _H	ID Register 15	IDR15	R/W	XXXXXXXXX _B
007A5D _H	007C5D _H				XXXXXXXXX _B
007A5E _H	007C5E _H				XXXXXXXXX _B
007A5F _H	007C5F _H				XXXXXXXXX _B

10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	EI ² OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
Reset	N	—	#08	FFFFFDCH	—	—
INT9 instruction	N	—	#09	FFFFD8H	—	—
Exception	N	—	#10	FFFFD4H	—	—
CAN 0 RX	N	—	#11	FFFFD0H	ICR00	0000B0H
CAN 0 TX/NS	N	—	#12	FFFFCCH		
CAN 1 RX / Input Capture 6	Y1	—	#13	FFFFC8H	ICR01	0000B1H
CAN 1 TX/NS / Input Capture 7	Y1	—	#14	FFFFC4H		
CAN 2 RX / I ² C0	N	—	#15	FFFFC0H	ICR02	0000B2H
CAN 2 TX/NS	N	—	#16	FFFFBCH		
16-bit Reload Timer 0	Y1	0	#17	FFFFB8H	ICR03	0000B3H
16-bit Reload Timer 1	Y1	1	#18	FFFFB4H		
16-bit Reload Timer 2	Y1	2	#19	FFFFB0H	ICR04	0000B4H
16-bit Reload Timer 3	Y1	—	#20	FFFFACH		
PPG 0/1/4/5	N	—	#21	FFFFA8H	ICR05	0000B5H
PPG 2/3/6/7	N	—	#22	FFFFA4H		
PPG 8/9/C/D	N	—	#23	FFFFA0H	ICR06	0000B6H
PPG A/B/E/F	N	—	#24	FFFF9CH		
Time Base Timer	N	—	#25	FFFF98H	ICR07	0000B7H
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94H		
Watch Timer	N	—	#27	FFFF90H	ICR08	0000B8H
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8CH		
A/D Converter	Y1	5	#29	FFFF88H	ICR09	0000B9H
Free-run Timer 0 / Free-run Timer 1	N	—	#30	FFFF84H		
Input Capture 4/5 / I ² C1	Y1	6	#31	FFFF80H	ICR10	0000BAH
Output Compare 0/1/4/5	Y1	7	#32	FFFF7CH		
Input Capture 0 to 3	Y1	8	#33	FFFF78H	ICR11	0000BBH
Output Compare 2/3/6/7	Y1	9	#34	FFFF74H		
UART 0 RX	Y2	10	#35	FFFF70H	ICR12	0000BCH
UART 0 TX	Y1	11	#36	FFFF6CH		
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68H	ICR13	0000BDH
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64H		

(Continued)

(Continued)

Interrupt cause	EI ² OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX / UART 4 RX	Y2	14	#39	FFFF60 _H	ICR14	0000BE _H
UART 2 TX / UART 4 TX	Y1	15	#40	FFFF5C _H		
Flash Memory	N	—	#41	FFFF58 _H	ICR15	0000BF _H
Delayed Interrupt	N	—	#42	FFFF54 _H		

Y1 : Usable

Y2 : Usable, with EI²OS stop function

N : Unusable

- Note:**
- The peripheral resources sharing the ICR register have the same interrupt level.
 - When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
 - When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.

(Continued)

($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input leak current	I_{IL}	—	$V_{CC} = 5.5 \text{ V}$, $V_{SS} < V_I < V_{CC}$	-1	—	+1	μA	
Pull-up resistance	R_{UP}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST	—	25	50	100	$\text{k}\Omega$	
Pull-down resistance	R_{DOWN}	MD2	—	25	50	100	$\text{k}\Omega$	Except Flash memory devices
Power supply current*	I_{CC}	V_{CC}	$V_{CC} = 5.0 \text{ V}$, Internal frequency : 24 MHz, At normal operation.	—	55	70	mA	
	I_{CCS}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 24 MHz, At writing Flash memory.	—	70	85	mA	Flash memory devices
	I_{CTS}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 24 MHz, At erasing Flash memory.	—	75	90	mA	Flash memory devices
	$I_{CTSPPLL6}$		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 24 MHz, In Sleep mode.	—	25	35	mA	
	I_{CCL}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 2 MHz, In Main Timer mode	—	0.3	0.8	mA	
	I_{CCLS}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 24 MHz, In PLL Timer mode, external frequency = 4 MHz	—	4	7	mA	
	I_{CCT}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 8 kHz, In sub operation $T_A = +25^\circ\text{C}$	—	70	140	μA	
	I_{CCH}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 8 kHz, In sub sleep $T_A = +25^\circ\text{C}$	—	20	50	μA	
	I_{CCT}		$V_{CC} = 5.0 \text{ V}$, Internal frequency : 8 kHz, In watch mode $T_A = +25^\circ\text{C}$	—	10	35	μA	
	I_{CCH}		$V_{CC} = 5.0 \text{ V}$, In Stop mode, $T_A = +25^\circ\text{C}$	—	7	25	μA	
Input capacitance	C_{IN}	Other than C, AV_{CC} , AV_{SS} , $AVRH$, $AVRL$, V_{CC} , V_{SS}	—	—	5	15	pF	

* : The power supply current is measured with an external clock.

11.4 AC Characteristics

11.4.1 Clock Timing


($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_C	X0, X1	3	—	16	MHz	When using an oscillation circuit
			4	—	16	MHz	PLL multiplied by 1 When using an oscillation circuit
			4	—	12	MHz	PLL multiplied by 2 When using an oscillation circuit
			4	—	8	MHz	PLL multiplied by 3 When using an oscillation circuit
			4	—	6	MHz	PLL multiplied by 4 When using an oscillation circuit
			—	—	4	MHz	PLL multiplied by 6 When using an oscillation circuit
			3	—	24	MHz	When using an external clock*
	f_{CL}	X0A, X1A	—	32.768	100	kHz	
Clock cycle time	t_{CYL}	X0, X1	62.5	—	333	ns	When using an oscillation circuit
		X0, X1	41.67	—	333	ns	When using an external clock
	t_{CYLL}	X0A, X1A	10	30.5	—	μs	
Input clock pulse width	P_{WH}, P_{WL}	X0	10	—	—	ns	Duty ratio is about 30% to 70%.
	P_{WHL}, P_{WLL}	X0A	5	15.2	—	μs	
Input clock rise and fall time	t_{CR}, t_{CF}	X0	—	—	5	ns	When using external clock
Internal operating clock frequency (machine clock)	f_{CP}	—	1.5	—	24	MHz	When using main clock
	f_{CPL}	—	—	8.192	50	kHz	When using sub clock
Internal operating clock cycle time (machine clock)	t_{CP}	—	41.67	—	666	ns	When using main clock
	t_{CPL}	—	20	122.1	—	μs	When using sub clock

* : When selecting the PLL clock, the range of clock frequency is limited. Use this product within the range as mentioned in "Relation between the external clock frequency and machine clock frequency".

11.4.6 Bus Timing (Write)
 $(T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, f_{CP} \leq 24 \text{ MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time	t_{AVWL}	A23 to A16, AD15 to AD00, WR		$t_{CP}-15$	—	ns
WR pulse width	t_{WLWH}	$\overline{\text{WR}}$		$3 t_{CP}/2 - 20$	—	ns
Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time	t_{DVWH}	AD15 to AD00, $\overline{\text{WR}}$		$3 t_{CP}/2 - 20$	—	ns
$\overline{\text{WR}} \uparrow \rightarrow$ Data hold time	t_{WHDX}	AD15 to AD00, WR		15	—	ns
$\overline{\text{WR}} \uparrow \rightarrow$ Address valid time	t_{WHAX}	A23 to A16, $\overline{\text{WR}}$		$t_{CP}/2 - 10$	—	ns
$\overline{\text{WR}} \uparrow \rightarrow \text{ALE} \uparrow$ time	t_{WHLH}	$\overline{\text{WR}}, \text{ALE}$		$t_{CP}/2 - 15$	—	ns
$\overline{\text{WR}} \downarrow \rightarrow \text{CLK} \uparrow$ time	t_{WLCH}	$\overline{\text{WR}}, \text{CLK}$		$t_{CP}/2 - 15$	—	ns




11.4.9 LIN-UART0/1/2/3
■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK0 to SCK3	Internal shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$.	5 t_{CP}	—	ns
SCK \downarrow \rightarrow SOT delay time	t_{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN \rightarrow SCK \uparrow	t_{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK \uparrow \rightarrow Valid SIN hold time	t_{SHIXI}	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
Serial clock "L" pulse width	t_{SHSL}	SCK0 to SCK3	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$.	$3 t_{CP} - t_R$	—	ns
Serial clock "H" pulse width	t_{SLSH}	SCK0 to SCK3		$t_{CP} + 10$	—	ns
SCK \downarrow \rightarrow SOT delay time	t_{SLOVE}	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns
Valid SIN \rightarrow SCK \uparrow	t_{IVSHE}	SCK0 to SCK3, SIN0 to SIN3		30	—	ns
SCK \uparrow \rightarrow Valid SIN hold time	t_{SHIXE}	SCK0, SCK1, SIN0 to SIN3		$t_{CP} + 30$	—	ns
SCK fall time	t_F	SCK0 to SCK3		—	10	ns
SCK rise time	t_R	SCK0 to SCK3		—	10	ns

Note:

- AC characteristic in CLK synchronized mode.
- C_L is load capacity value of pins when testing.
- t_{CP} is internal operating clock cycle time (machine clock). Refer to "(1) Clock Timing".

• Internal Shift Clock Mode



■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 1

($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK0 to SCK3	Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$.	5 t_{CP}	—	ns
SCK \uparrow \rightarrow SOT delay time	t_{SHOVI}	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN \rightarrow SCK \downarrow	t_{IVSLI}	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK \downarrow \rightarrow Valid SIN hold time	t_{SLIXI}	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
SOT \rightarrow SCK \downarrow delay time	t_{SOVLI}	SCK0 to SCK3, SOT0 to SOT3		3 $t_{CP} - 70$	—	ns


Note:

- C_L is load capacity value of pins when testing.
- t_{CP} is internal operating clock cycle time (machine clock) . Refer to “[Clock Timing](#)”.




If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.

- Analog input circuit model




Note: : Use the values in the figure only as a guideline.

■ MB90F342E, MB90F342ES, MB90F342CE, MB90F342CES



■ MB90347E, MB90347ES, MB90347CE, MB90347CES



(Continued)

Part number	Package	Remarks
MB90346EPF		
MB90346ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90346CEPF		
MB90346CESPF		
MB90346EPMC		
MB90346ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90346CEPMC		
MB90346CESPMC		
MB90347EPF		
MB90347ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90347CEPF		
MB90347CESPF		
MB90347EPMC		
MB90347ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90347CEPMC		
MB90347CESPMC		
MB90348EPF		
MB90348ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90348CEPF		
MB90348CESPF		
MB90348EPMC		
MB90348ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90348CEPMC		
MB90348CESPMC		
MB90349EPF		
MB90349ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90349CEPF		
MB90349CESPF		
MB90349EPMC		
MB90349ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90349CEPMC		
MB90349CESPMC		
MB90V340E-101CR	299-pin ceramic PGA (PGA-299C-A01)	
MB90V340E-102CR		For evaluation