





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	80
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90347epmc-gs-745e1



1. Product Lineup

Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)				
Туре	Evaluation products	Flash memory products	MASK ROM products				
CPU	F ² MC-16LX CPU						
System clock		ier (\times 1, \times 2, \times 3, \times 4, \times 6, 1/2 when PLL stop ution time : 42 ns (4 MHz osc. PLL \times 6)	s)				
ROM	External	512 Kbytes: MB90F345E(S), MB90F345CE(S) 256 Kbytes: MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 128 Kbytes: MB90F347E(S), MB90F347CE(S) 64 Kbytes: MB90F346E(S), MB90F346CE(S)	256 Kbytes: MB90342E(S), MB90342CE(S), MB90349E(S), MB90349CE(S) 128 Kbytes: MB90341E(S), MB90341CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S) 64 Kbytes: MB90346E(S), MB90346CE(S)				
RAM	30 Kbytes	20 Kbytes: MB90F345E(S), MB90F345CE(S) 16 Kbytes: MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 6 Kbytes: MB90F347E(S), MB90F347CE(S) 2 Kbytes: MB90F346E(S), MB90F346CE(S)	16 Kbytes: MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) 6 Kbytes: MB90347E(S), MB90347CE(S) 2 Kbytes: MB90346E(S), MB90346CE(S)				
Emulator-specific power supply*	Yes	_					
Technology	0.35 μm CMOS with regulator for built-in power supply	0.35 μm CMOS with built-in power supply re Flash memory with Charge pump for progra					
Operating voltage range	5 V ± 10%	$3.5\ V$ to $5.5\ V$: When normal operating (no $4.0\ V$ to $5.5\ V$: When using the A/D conver $4.5\ V$ to $5.5\ V$: When using the external bu	ter/Flash programming				
Temperature range	_	-40°C to +105°C					
Package	PGA-299	QFP-100, LQFP-100					
	5 channels	4 channels					
LIN-UART	Special synchronous option	settings using a dedicated baud rate generator (reload timer) ions for adapting to different synchronous serial protocols either as master or slave LIN device					
I ² C (400 kbps)	2 channels	Devices with a C suffix in the part number : Devices without a C suffix in the part number					



Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)				
A/D Converter	24 input channels	Devices with a C suffix in the part number Devices without a C suffix in the part number	: 24 channels er : 16 channels				
AB CONVERCE		s include sample time (per one channel)					
16-bit Reload Timer (4 channels)	Operation clock frequency Supports External Event (y: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine of Count function	clock frequency)				
16-bit Free-run Timer (2 channels)	Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq.: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock freq.) Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/2/3 Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7						
16-bit Output Compare (8 channels)		gnal when one of the 16-bit free-run timer ma es can be used to generate an output signal.	tches the output compare register				
16-bit Input Capture (8 channels)	Captures the value of the edge, falling edge, or both	16-bit free-run timer and generates an interror rising and falling edges).	upt when triggered by a pin input (rising				
8/16-bit	8 channels (16-bit) /16 changes Sixteen 8-bit reload count Sixteen 8-bit reload registatives	ers ers for L pulse width					
Programmable Pulse Generator	8-bit prescaler plus 8-bit Operating clock freq. : fsy-	ters can be configured as one 16-bit reload o					
	2 channels :						
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps						




Pin	No.		I/O	
QFP100* ¹	LQFP100* ²	Pin name	Circuit type*3	Function
	_	P34		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
9	7	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare.
		P35		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
10	8	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare.
		P36	_	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
11	9	RDY	G	External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare.
		P37		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
12	10	CLK	G	Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7	1	Waveform output pin for output compare
40.44	44.40	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)
13, 14	11, 12	X0A, X1A	В	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)
15	13	V _{CC}	_	Power (3.5 V to 5.5 V) input pin
16	14	V _{SS}		GND pin
17	15	С	К	This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 μ F.
		P42		General purpose I/O pin.
		IN6]_	Trigger input pin for input capture.
18	16	RX1]F	RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)
		INT9R		External interrupt request input pin



Pir	ı No.		I/O	
QFP100* ¹	LQFP100*2	Pin name	Circuit type* ³	Function
		P84		General purpose I/O pin.
61	59	SCK0	F	Clock I/O pin for UART0
		INT15R	1	External interrupt request input pin
62	60	P85	М	General purpose I/O pin.
02	60	SIN1] IVI	Serial data input pin for UART1
63	61	P86	- F	General purpose I/O pin.
03	01	SOT1]	Serial data output pin for UART1
64	62	P87	- F	General purpose I/O pin.
04	02	SCK1]'	Clock I/O pin for UART1
65	63	V _{CC}		Power (3.5 V to 5.5 V) input pin
66	64	V_{SS}	_	GND pin
67 to 70	65 to 68	P90 to P93	- F	General purpose I/O pins
07 10 70	05 10 08	PPG1, 3, 5, 7][Output pins for PPGs
		P94 to P97		General purpose I/O pins
71 to 74	69 to 72	OUT0 to OUT3	F	Waveform output pins for output compares. This function is enabled when the OCU enables waveform output.
		PA0	General purpose I/O pin.	
75	73	RX0	F	RX input pin for CAN0 Interface
		INT8R	1	External interrupt request input pin
76	74	PA1	- F	General purpose I/O pin.
70	74	TX0][TX Output pin for CAN0
		P00 to P07		General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
77 to 84	75 to 82	AD00 to AD07	G	I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
		INT8 to INT15		External interrupt request input pins.
		P10		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
85	83	AD08	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		TIN1		Event input pin for the reload timer




■ MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345CE(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346CE(S), MB90F346CE(S), MB90347CE(S), MB90F347CE(S), MB90F347CE(S), MB90F349CE(S), MB90F34CE(S), MB90F34CE(S), MB90F34CE(S), MB90F34CE(S), MB90F3AC(S), MB90F3AC(S), MB90F3AC(S), MB90F3AC(S), MB90F3AC(S)





7. Memory Map





11.4 AC Characteristics

11.4.1 Clock Timing

Davamatav	Cumphal	Pin		Value		Unit	Remarks
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
			3	—	16	MHz	When using an oscillation circuit
			4		16	MHz	PLL multiplied by 1 When using an oscillation circuit
			4		12	MHz	PLL multiplied by 2 When using an oscillation circuit
Clock frequency	$f_{\mathbb{C}}$	X0, X1	4		8	MHz	PLL multiplied by 3 When using an oscillation circuit
			4		6	MHz	PLL multiplied by 4 When using an oscillation circuit
					4	MHz	PLL multiplied by 6 When using an oscillation circuit
			3	—	24	MHz	When using an external clock*
	f cL	X0A, X1A	_	32.768	100	kHz	
	+	X0, X1	62.5	—	333	ns	When using an oscillation circuit
Clock cycle time	t _{CYL}	X0, X1	41.67	—	333	ns	When using an external clock
	t CYLL	X0A, X1A	10	30.5	_	μS	
line it alone suite suite	P _{WH} , P _{WL}	X0	10	—	<u> </u>	ns	Duty ratio is about 30% to 70% .
Input clock pulse width	P _{WHL} , P _{WLL}	X0A	5	15.2		μS	Duty ratio is about 30 /0 to 70 /0.
Input clock rise and fall time	t _{CR} , t _{CF}	X0		—	5	ns	When using external clock
Internal operating clock	f _{CP}	_	1.5	_	24	MHz	When using main clock
frequency (machine clock)	f _{CPL}	_		8.192	50	kHz	When using sub clock
Internal operating clock	t _{CP}	_	41.67	_	666	ns	When using main clock
cycle time (machine clock)	t _{CPL}		20	122.1		μS	When using sub clock

^{*:} When selecting the PLL clock, the range of clock frequency is limited. Use this product within the range as mentioned in "Relation between the external clock frequency and machine clock frequency".




11.4.2 Reset Standby Input

(T_A = -40 °C to +105 °C, V_{CC} = 5.0 V
$$\pm$$
 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin	Value		Unit	Remarks
raiametei	Syllibol	F	Min	Max	Oilit	Kemarks
			500		ns	Under normal operation
Reset input time	t _{RSTL}	RST	Oscillation time of oscillator* + 100 µs		μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode
			100		μs	In Time Timer mode

 $^{^{\}star}$: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μ s and several ms, and for an external clock, the time is 0 ms.







11.4.8 Hold Timing

Parameter	Symbol	Pin	Condition	Value		Unit	
Farameter	Symbol Pill		Condition	Min	Max	Oilit	
Pin floating $\rightarrow \overline{HAK} \downarrow time$	t _{XHAL}	HAK		30	t _{CP}	ns	
HAK ↑ time → Pin valid time	t _{HAHV}	HAK		t _{CP}	2 t _{CP}	ns	

Note: : There is more than 1 cycle from when HRQ reads in until the HAK is changed.







■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 0

Downwoodow	Cumhal	Dia	Condition	V	Unit	
Parameter	Symbol	Pin	Condition	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3		5 t _{CP}		ns
SCK↑ → SOT delay time	t _{SHOVI}	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	-50	+50	ns
Valid SIN → SCK↓	t _{IVSLI}	SCK0 to SCK3, SIN0 to SIN3	mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	t _{CP} + 80		ns
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t _{SLIXI}	SCK0 to SCK3, SIN0 to SIN3		0		ns
Serial clock "H" pulse width	t _{SHSL}	SCK0 to SCK3		3 t _{CP} - t _R		ns
Serial clock "L" pulse width	t _{SLSH}	SCK0 to SCK3		t _{CP} + 10		ns
$SCK \! \uparrow \to SOT$ delay time	t _{SHOVE}	SCK0 to SCK3, SOT0 to SOT3			2 t _{CP} + 60	ns
Valid SIN $ ightarrow$ SCK \downarrow	t _{IVSLE}	SCK0 to SCK3, SIN0 to SIN3	External shift clock mode output pins are C _L = 80 pF + 1 TTL.	30		ns
$SCK \downarrow \; o \; Valid \; SIN \; hold \; time$	t _{SLIXE}	SCK0 to SCK3, SIN0 to SIN3		t _{CP} + 30	_	ns
SCK fall time	t _F	SCK0 to SCK3	1		10	ns
SCK rise time	t _R	SCK0 to SCK3			10	ns

Note:

 $\bullet \ C_L \ is \ load \ capacity \ value \ of pins \ when \ testing.$ $\bullet \ t_{CP} \ is \ internal \ operating \ clock \ cycle \ time \ (machine \ clock) \ . \ Refer \ to \ "Clock \ Timing".$




■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 1

Parameter	Symbol	vmbol Pin Condition		Va	Unit		
raiailletei	Symbol	FIII	Condition	Min	Max	Oilit	
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3		5 t _{CP}		ns	
$SCK\!\!\uparrow o SOT$ delay time	t _{SHOVI}	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns	
Valid SIN → SCK ↓	t _{IVSLI}	SCK0 to SCK3, SIN0 to SIN3	pins are	t _{CP} + 80	_	ns	
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t _{SLIXI}	SCK0 to SCK3, SIN0 to SIN3	C _L = 80 pF + 1 TTL.	0	_	ns	
SOT → SCK ↓ delay time	t _{SOVLI}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} — 70		ns	

Note:

 $\bullet \ C_L \ \text{is load capacity value of pins when testing.} \\ \bullet \ t_{CP} \ \text{is internal operating clock cycle time (machine clock)} \ . \ \text{Refer to "Clock Timing"}.$






11.4.13 I²C Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V
$$\pm$$
 10%, V_{SS} = 0.0 V)

Parameter	Symbol	Condition	Standar	rd-mode	Fast-mode*1		Unit
Farameter	Symbol	Condition	Min	Max	Min	Max	Ullit
SCL clock frequency	f _{SCL}		0	100	0	400	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0		0.6		μs
"L" width of the SCL clock	t_{LOW}		4.7		1.3	—	μs
"H" width of the SCL clock	t _{HIGH}		4.0		0.6	_	μs
Set-up time (repeated) START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SUSTA}	R = 1.7 kΩ $C = 50 pF^{*2}$	4.7		0.6		μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	C = 50 pF*2	0	3.45* ³	0	0.9*4	μs
Data set-up time SDA ↓ ↑ → SCL ↑	t _{SUDAT}		250		100		ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	t _{SUSTO}		4.0		0.6		μs
Bus free time between a STOP and START condition	t _{BUS}		4.7		1.3		μs

^{*1:}For use at over 100 kHz, set the machine clock to at least 6 MHz.

^{*4:}A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.



^{*2:}R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.

 $^{^{\}star}3$:The maximum t_{HDDAT} meets the requirement that it does not extend the "L" width (t_{LOW}) of the SCL signal.



11.5 A/D Converter


 $(T_{A} = -40 ^{\circ} C \text{ to } +105 ^{\circ} C, \ 3.0 \ V \leq \text{AVRH} - \text{AVRL}, \ V_{CC} = \text{AV}_{CC} = 5.0 \ \text{V} \pm 10 \%, \ f_{CP} \leq 24 \ \text{MHz}, \ V_{SS} = \text{AV}_{SS} = 0 \ \text{V})$

Donomoton	Cumbal	Dia		Value			Remarks	
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks	
Resolution					10	bit		
Total error			_		±3.0	LSB		
Nonlinearity error			_		±2.5	LSB		
Differential nonlinearity error	_	_	_	_	±1.9	LSB		
Zero reading voltage	V _{OT}	AN0 to AN23	AVRL - 1.5 × LSB	AVRL + 0.5 × LSB	AVRL + 2.5 × LSB	V		
Full scale reading voltage	V _{FST}	AN0 to AN23	AVRH - 3.5 × LSB	AVRH - 1.5 × LSB	AVRH + 0.5 × LSB	V		
Compare time			1.0		16500		$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$	
Compare time			2.0]	16500	μS	4.0 V≤ AV _{CC} < 4.5 V	
Compling time			0.5		∞	0	$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$	
Sampling time			1.2		$-\infty$	μS	4.0 V≤ AV _{CC} < 4.5 V	
Analog port input current	I _{AIN}	AN0 to AN23	-0.3	_	+0.3	μА		
Analog input voltage range	V _{AIN}	AN0 to AN23	AVRL		AVRH	V		
Reference		AVRH	AVRL + 2.7	Ī	AV _{CC}	V		
voltage range		AVRL	0	Ī	AVRH — 2.7	٧		
Power supply	I _A	AV_{CC}		3.5	7.5	mA		
current	I _{AH}	AV_{CC}		Ī	5	μΑ	*	
Reference	I _R	AVRH		600	900	μΑ		
voltage current	I _{RH}	AVRH	_	_	5	μΑ	*	
Offset between input channels		AN0 to AN23	_		4	LSB		

^{*:} If the A/D convertor is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$). Note: : The accuracy gets worse as |AVRH - AVRL| becomes smaller.



If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.






11.8 Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Тур	Max	Oille	Nemarks
Sector erase time	T _A = +25°C V _{CC} = 5.0 V	_	1	15	s	Excludes programming prior to erasure
Chip erase time		_	9		s	Excludes programming prior to erasure
Word (16-bit width) programming time		_	16	3600	μs	Except for the over head time of the system
Program/Erase cycle	_	10000			cycle	
Flash Data Retention Time	Average T _A = +85°C	20			year	*

 $^{^{\}star}$: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^{\circ}$ C) .




■ MB90F349E, MB90F349ES, MB90F349CE, MB90F349CES





■ MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES





13. Ordering Information

Part number	Package	Remarks
MB90F342EPF		
MB90F342ESPF	100-pin plastic QFP	
MB90F342CEPF	(FPT-100P-M06)	
MB90F342CESPF		
MB90F342EPMC		
MB90F342ESPMC	100-pin plastic LQFP	
MB90F342CEPMC	(FPT-100P-M20)	
MB90F342CESPMC		
MB90F345EPF		
MB90F345ESPF	100-pin plastic QFP	
MB90F345CEPF	(FPT-100P-M06)	
MB90F345CESPF		
MB90F345EPMC		
MB90F345ESPMC	100-pin plastic LQFP	
MB90F345CEPMC	(FPT-100P-M20)	
MB90F345CESPMC		
MB90F346EPF		
MB90F346ESPF	100-pin plastic QFP	
MB90F346CEPF	(FPT-100P-M06)	
MB90F346CESPF		
MB90F346EPMC		
MB90F346ESPMC	100-pin plastic LQFP	
MB90F346CEPMC	(FPT-100P-M20)	
MB90F346CESPMC		



Part number	Package	Remarks	
MB90346EPF			
MB90346ESPF	100-pin plastic QFP		
MB90346CEPF	(FPT-100P-M06)		
MB90346CESPF			
MB90346EPMC			
MB90346ESPMC	100-pin plastic LQFP		
MB90346CEPMC	(FPT-100P-M20)		
MB90346CESPMC			
MB90347EPF			
MB90347ESPF	100-pin plastic QFP		
MB90347CEPF	(FPT-100P-M06)		
MB90347CESPF			
MB90347EPMC			
MB90347ESPMC	100-pin plastic LQFP		
MB90347CEPMC	(FPT-100P-M20)		
MB90347CESPMC			
MB90348EPF			
MB90348ESPF	100-pin plastic QFP		
MB90348CEPF	(FPT-100P-M06)		
MB90348CESPF			
MB90348EPMC			
MB90348ESPMC	100-pin plastic LQFP		
MB90348CEPMC	(FPT-100P-M20)		
MB90348CESPMC			
MB90349EPF			
MB90349ESPF	100-pin plastic QFP		
MB90349CEPF	(FPT-100P-M06)		
MB90349CESPF			
MB90349EPMC			
MB90349ESPMC	100-pin plastic LQFP		
MB90349CEPMC	(FPT-100P-M20)		
MB90349CESPMC			
MB90V340E-101CR	299-pin ceramic PGA	For evaluation	
MB90V340E-102CR	(PGA-299C-A01)	1 or evaluation	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Lighting & Power Control

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/powerpsoc

cypress.com/powerpsoc

cypress.com/memory

cypress.com/psoc

PSoC cypress.com/psoc
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.