



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-344e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-344e1</a>






Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
19	17	P43	F	General purpose I/O pin.
		IN7		Trigger input pin for input capture.
		TX1		TX Output pin for CAN1 (MB90341E/342E/F342E/F345E only)
20	18	P44	H	General purpose I/O pin.
		SDA0		Serial data I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
		FRCK0		Input pin for the 16-bit Free-run Timer 0
21	19	P45	H	General purpose I/O pin.
		SCL0		Serial clock I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
		FRCK1		Input pin for the 16-bit Free-run Timer
22	20	P46	H	General purpose I/O pin.
		SDA1		Serial data I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
23	21	P47	H	General purpose I/O pin.
		SCL1		Serial clock I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
24	22	P50	O	General purpose I/O pin.
		AN8		Analog input pin for the A/D converter
		SIN2		Serial data input pin for UART2
25	23	P51	I	General purpose I/O pin.
		AN9		Analog input pin for the A/D converter
		SOT2		Serial data output pin for UART2
26	24	P52	I	General purpose I/O pin.
		AN10		Analog input pin for the A/D converter
		SCK2		Clock I/O pin for UART2
27	25	P53	I	General purpose I/O pin.
		AN11		Analog input pin for the A/D converter
		TIN3		Event input pin for the reload timer
28	26	P54	I	General purpose I/O pin.
		AN12		Analog input pin for the A/D converter
		TOT3		Output pin for the reload timer
29	27	P55	I	General purpose I/O pin.
		AN13		Analog input pin for the A/D converter
30, 31	28, 29	P56, P57	J	General purpose I/O pins.
		AN14, AN15		Analog input pins for the A/D converter
32	30	AV <sub>CC</sub>	K	Analog power input pin for the A/D Converter

(Continued)

Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> .
34	32	AVRL	K	Lower reference voltage input pin for the A/D Converter
35	33	AV <sub>SS</sub>	K	Analog GND pin for the A/D Converter
36 to 43	34 to 41	P60 to P67	I	General purpose I/O pins.
		AN0 to AN7		Analog input pins for the A/D converter
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs
44	42	V <sub>SS</sub>	—	GND pin
45 to 50	43 to 48	P70 to P75	I	General purpose I/O pins.
		AN16 to AN21		Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT0 to INT5		External interrupt request input pins
51	49	MD2	D	Input pin for specifying the operating mode.
52, 53	50, 51	MD1, MD0	C	Input pins for specifying the operating mode.
54	52	RST	E	Reset input pin
55, 56	53, 54	P76, P77	I	General purpose I/O pins.
		AN22, AN23		Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT6, INT7		External interrupt request input pins
57	55	P80	F	General purpose I/O pin.
		TIN0		Event input pin for the reload timer
		ADTG		Trigger input pin for the A/D converter
		INT12R		External interrupt request input pin
58	56	P81	F	General purpose I/O pin.
		TOT0		Output pin for the reload timer
		CKOT		Output pin for the clock monitor
		INT13R		External interrupt request input pin
59	57	P82	M	General purpose I/O pin.
		SIN0		Serial data input pin for UART0
		TIN2		Event input pin for the reload timer
		INT14R		External interrupt request input pin
60	58	P83	F	General purpose I/O pin.
		SOT0		Serial data output pin for UART0
		TOT2		Output pin for the reload timer




(Continued)

**4. I/O Circuit Type**

Type	Circuit	Remarks
A		<p>Oscillation circuit High-speed oscillation feedback resistor = approx. 1 MΩ</p>
B		<p>Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 MΩ</p>
C		<ul style="list-style-type: none"> <li>■ MASK ROM and evaluation products: CMOS hysteresis input pin</li> <li>■ Flash memory products: CMOS input pin</li> </ul>
D		<p>MASK ROM and evaluation products:</p> <ul style="list-style-type: none"> <li>■ CMOS hysteresis input pin</li> <li>■ Pull-down resistor value: approx. 50 kΩ</li> </ul> <p>Flash memory products:</p> <ul style="list-style-type: none"> <li>■ CMOS input pin</li> <li>■ No pull-down</li> </ul>
E		<p>CMOS hysteresis input pin Pull-up resistor value: approx. 50 kΩ</p>


(Continued)

*(Continued)*


Type	Circuit	Remarks
M		<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> </ul>
N		<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ TTL input (with function to disconnect input during standby)</li> </ul> <p>Programmable pull-up resistor: 50 kΩ approx</p>
O		<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ A/D converter analog input</li> </ul>

## 6. Block Diagrams


■ MB90V340E-101/102



■ MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346E(S), MB90F346CE(S), MB90347E(S), MB90347CE(S), MB90F347E(S), MB90F347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90F349E(S), MB90F349CE(S)



**7. Memory Map**



Address	Register	Abbreviation	Access	Resource name	Initial value
000020 <sub>H</sub>	Serial Mode Register 0	SMR0	W,R/W	UART0	00000000 <sub>B</sub>
000021 <sub>H</sub>	Serial Control Register 0	SCR0	W,R/W		00000000 <sub>B</sub>
000022 <sub>H</sub>	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 <sub>B</sub>
000023 <sub>H</sub>	Serial Status Register 0	SSR0	R,R/W		00001000 <sub>B</sub>
000024 <sub>H</sub>	Extended Communication Control Register 0	ECCR0	R,W,R/W		000000XX <sub>B</sub>
000025 <sub>H</sub>	Extended Status/Control Register 0	ESCR0	R/W		00000100 <sub>B</sub>
000026 <sub>H</sub>	Baud Rate Generator Register 00	BGR00	R/W		00000000 <sub>B</sub>
000027 <sub>H</sub>	Baud Rate Generator Register 01	BGR01	R/W		00000000 <sub>B</sub>
000028 <sub>H</sub>	Serial Mode Register 1	SMR1	W,R/W	UART1	00000000 <sub>B</sub>
000029 <sub>H</sub>	Serial Control Register 1	SCR1	W,R/W		00000000 <sub>B</sub>
00002A <sub>H</sub>	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 <sub>B</sub>
00002B <sub>H</sub>	Serial Status Register 1	SSR1	R,R/W		00001000 <sub>B</sub>
00002C <sub>H</sub>	Extended Communication Control Register 1	ECCR1	R,W,R/W		000000XX <sub>B</sub>
00002D <sub>H</sub>	Extended Status/Control Register 1	ESCR1	R/W		00000100 <sub>B</sub>
00002E <sub>H</sub>	Baud Rate Generator Register 10	BGR10	R/W		00000000 <sub>B</sub>
00002F <sub>H</sub>	Baud Rate Generator Register 11	BGR11	R/W		00000000 <sub>B</sub>
000030 <sub>H</sub>	PPG 0 Operation Mode Control Register	PPGC0	W,R/W	16-bit PPG 0/1	0X000XX1 <sub>B</sub>
000031 <sub>H</sub>	PPG 1 Operation Mode Control Register	PPGC1	W,R/W		0X000001 <sub>B</sub>
000032 <sub>H</sub>	PPG 0/PPG 1 Count Clock Select Register	PPG01	R/W		000000X0 <sub>B</sub>
000033 <sub>H</sub>	Reserved				
000034 <sub>H</sub>	PPG 2 Operation Mode Control Register	PPGC2	W,R/W	16-bit PPG 2/3	0X000XX1 <sub>B</sub>
000035 <sub>H</sub>	PPG 3 Operation Mode Control Register	PPGC3	W,R/W		0X000001 <sub>B</sub>
000036 <sub>H</sub>	PPG 2/PPG 3 Count Clock Select Register	PPG23	R/W		000000X0 <sub>B</sub>
000037 <sub>H</sub>	Reserved				
000038 <sub>H</sub>	PPG 4 Operation Mode Control Register	PPGC4	W,R/W	16-bit PPG 4/5	0X000XX1 <sub>B</sub>
000039 <sub>H</sub>	PPG 5 Operation Mode Control Register	PPGC5	W,R/W		0X000001 <sub>B</sub>
00003A <sub>H</sub>	PPG 4/PPG 5 Clock Select Register	PPG45	R/W		000000X0 <sub>B</sub>
00003B <sub>H</sub>	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 <sub>B</sub>
00003C <sub>H</sub>	PPG 6 Operation Mode Control Register	PPGC6	W,R/W	16-bit PPG 6/7	0X000XX1 <sub>B</sub>
00003D <sub>H</sub>	PPG 7 Operation Mode Control Register	PPGC7	W,R/W		0X000001 <sub>B</sub>
00003E <sub>H</sub>	PPG 6/PPG 7 Count Clock Control Register	PPG67	R/W		000000X0 <sub>B</sub>
00003F <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		XXXXXXXX <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007928 <sub>H</sub>	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
007929 <sub>H</sub>	Input Capture 4	IPCP4	R		XXXXXXXX <sub>B</sub>
00792A <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792B <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792C <sub>H</sub>	Input Capture 6	IPCP6	R	Input Capture 6/7	XXXXXXXX <sub>B</sub>
00792D <sub>H</sub>	Input Capture 6	IPCP6	R		XXXXXXXX <sub>B</sub>
00792E <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
00792F <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
007930 <sub>H</sub>	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
007931 <sub>H</sub>	Output Compare 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
007932 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007933 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007934 <sub>H</sub>	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
007935 <sub>H</sub>	Output Compare 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
007936 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007937 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007938 <sub>H</sub>	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
007939 <sub>H</sub>	Output Compare 4	OCCP4	R/W		XXXXXXXX <sub>B</sub>
00793A <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793B <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793C <sub>H</sub>	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX <sub>B</sub>
00793D <sub>H</sub>	Output Compare 6	OCCP6	R/W		XXXXXXXX <sub>B</sub>
00793E <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
00793F <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	Free-run Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		0XXXXXXXX <sub>B</sub>
007944 <sub>H</sub>	Timer Data 1	TCDT1	R/W	Free-run Timer 1	00000000 <sub>B</sub>
007945 <sub>H</sub>	Timer Data 1	TCDT1	R/W		00000000 <sub>B</sub>
007946 <sub>H</sub>	Timer Control Status 1	TCCSL1	R/W		00000000 <sub>B</sub>
007947 <sub>H</sub>	Timer Control Status 1	TCCSH1	R/W		0XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007970 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 0	IBSR0	R	I <sup>2</sup> C Interface 0	00000000 <sub>B</sub>
007971 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 0	IBCR0	W,R/W		00000000 <sub>B</sub>
007972 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 <sub>B</sub>
007973 <sub>H</sub>		ITBAH0	R/W		00000000 <sub>B</sub>
007974 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask Register 0	ITMKL0	R/W		11111111 <sub>B</sub>
007975 <sub>H</sub>		ITMKH0	R/W		00111111 <sub>B</sub>
007976 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 <sub>B</sub>
007977 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 <sub>B</sub>
007978 <sub>H</sub>	I <sup>2</sup> C Data Register 0	IDAR0	R/W		00000000 <sub>B</sub>
007979 <sub>H</sub> , 00797A <sub>H</sub>	Reserved				
00797B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 0	ICCR0	R/W	I <sup>2</sup> C Interface 0	00011111 <sub>B</sub>
00797C <sub>H</sub> to 00797F <sub>H</sub>	Reserved				
007980 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 1	IBSR1	R	I <sup>2</sup> C Interface 1	00000000 <sub>B</sub>
007981 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 1	IBCR1	W,R/W		00000000 <sub>B</sub>
007982 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 1	ITBAL1	R/W		00000000 <sub>B</sub>
007983 <sub>H</sub>		ITBAH1	R/W		00000000 <sub>B</sub>
007984 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask Register 1	ITMKL1	R/W		11111111 <sub>B</sub>
007985 <sub>H</sub>		ITMKH1	R/W		00111111 <sub>B</sub>
007986 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 1	ISBA1	R/W		00000000 <sub>B</sub>
007987 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 1	ISMK1	R/W		01111111 <sub>B</sub>
007988 <sub>H</sub>	I <sup>2</sup> C Data Register 1	IDAR1	R/W		00000000 <sub>B</sub>
007989 <sub>H</sub> , 00798A <sub>H</sub>	Reserved				
00798B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 1	ICCR1	R/W	I <sup>2</sup> C Interface 1	00011111 <sub>B</sub>
00798C <sub>H</sub> to 0079C1 <sub>H</sub>	Reserved				
0079C2 <sub>H</sub>	Clock Modulator Control Register	CMCR	R, R/W	Clock Modulator	0001X000 <sub>B</sub>
0079C3 <sub>H</sub> to 0079DF <sub>H</sub>	Reserved				

(Continued)

**List of Message Buffers (ID Registers) (1)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A00 <sub>H</sub> to 007A1F <sub>H</sub>	007C00 <sub>H</sub> to 007C1F <sub>H</sub>	General- Purpose RAM	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A20 <sub>H</sub>	007C20 <sub>H</sub>	ID Register 0	IDR0	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A21 <sub>H</sub>	007C21 <sub>H</sub>				
007A22 <sub>H</sub>	007C22 <sub>H</sub>				
007A23 <sub>H</sub>	007C23 <sub>H</sub>				
007A24 <sub>H</sub>	007C24 <sub>H</sub>	ID Register 1	IDR1	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A25 <sub>H</sub>	007C25 <sub>H</sub>				
007A26 <sub>H</sub>	007C26 <sub>H</sub>				
007A27 <sub>H</sub>	007C27 <sub>H</sub>				
007A28 <sub>H</sub>	007C28 <sub>H</sub>	ID Register 2	IDR2	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A29 <sub>H</sub>	007C29 <sub>H</sub>				
007A2A <sub>H</sub>	007C2A <sub>H</sub>				
007A2B <sub>H</sub>	007C2B <sub>H</sub>				
007A2C <sub>H</sub>	007C2C <sub>H</sub>	ID Register 3	IDR3	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A2D <sub>H</sub>	007C2D <sub>H</sub>				
007A2E <sub>H</sub>	007C2E <sub>H</sub>				
007A2F <sub>H</sub>	007C2F <sub>H</sub>				
007A30 <sub>H</sub>	007C30 <sub>H</sub>	ID Register 4	IDR4	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A31 <sub>H</sub>	007C31 <sub>H</sub>				
007A32 <sub>H</sub>	007C32 <sub>H</sub>				
007A33 <sub>H</sub>	007C33 <sub>H</sub>				
007A34 <sub>H</sub>	007C34 <sub>H</sub>	ID Register 5	IDR5	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A35 <sub>H</sub>	007C35 <sub>H</sub>				
007A36 <sub>H</sub>	007C36 <sub>H</sub>				
007A37 <sub>H</sub>	007C37 <sub>H</sub>				
007A38 <sub>H</sub>	007C38 <sub>H</sub>	ID Register 6	IDR6	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A39 <sub>H</sub>	007C39 <sub>H</sub>				
007A3A <sub>H</sub>	007C3A <sub>H</sub>				
007A3B <sub>H</sub>	007C3B <sub>H</sub>				
007A3C <sub>H</sub>	007C3C <sub>H</sub>	ID Register 7	IDR7	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A3D <sub>H</sub>	007C3D <sub>H</sub>				
007A3E <sub>H</sub>	007C3E <sub>H</sub>				
007A3F <sub>H</sub>	007C3F <sub>H</sub>				

**List of Message Buffers (ID Registers) (2)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A40 <sub>H</sub>	007C40 <sub>H</sub>	ID Register 8	IDR8	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A41 <sub>H</sub>	007C41 <sub>H</sub>				
007A42 <sub>H</sub>	007C42 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A43 <sub>H</sub>	007C43 <sub>H</sub>				
007A44 <sub>H</sub>	007C44 <sub>H</sub>	ID Register 9	IDR9	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A45 <sub>H</sub>	007C45 <sub>H</sub>				
007A46 <sub>H</sub>	007C46 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A47 <sub>H</sub>	007C47 <sub>H</sub>				
007A48 <sub>H</sub>	007C48 <sub>H</sub>	ID Register 10	IDR10	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A49 <sub>H</sub>	007C49 <sub>H</sub>				
007A4A <sub>H</sub>	007C4A <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A4B <sub>H</sub>	007C4B <sub>H</sub>				
007A4C <sub>H</sub>	007C4C <sub>H</sub>	ID Register 11	IDR11	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A4D <sub>H</sub>	007C4D <sub>H</sub>				
007A4E <sub>H</sub>	007C4E <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A4F <sub>H</sub>	007C4F <sub>H</sub>				
007A50 <sub>H</sub>	007C50 <sub>H</sub>	ID Register 12	IDR12	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A51 <sub>H</sub>	007C51 <sub>H</sub>				
007A52 <sub>H</sub>	007C52 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A53 <sub>H</sub>	007C53 <sub>H</sub>				
007A54 <sub>H</sub>	007C54 <sub>H</sub>	ID Register 13	IDR13	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A55 <sub>H</sub>	007C55 <sub>H</sub>				
007A56 <sub>H</sub>	007C56 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A57 <sub>H</sub>	007C57 <sub>H</sub>				
007A58 <sub>H</sub>	007C58 <sub>H</sub>	ID Register 14	IDR14	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A59 <sub>H</sub>	007C59 <sub>H</sub>				
007A5A <sub>H</sub>	007C5A <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A5B <sub>H</sub>	007C5B <sub>H</sub>				
007A5C <sub>H</sub>	007C5C <sub>H</sub>	ID Register 15	IDR15	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A5D <sub>H</sub>	007C5D <sub>H</sub>				
007A5E <sub>H</sub>	007C5E <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A5F <sub>H</sub>	007C5F <sub>H</sub>				

**List of Message Buffers (DLC Registers and Data Registers) (1)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A60 <sub>H</sub>	007C60 <sub>H</sub>	DLC Register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>
007A61 <sub>H</sub>	007C61 <sub>H</sub>				
007A62 <sub>H</sub>	007C62 <sub>H</sub>	DLC Register 1	DLCR1	R/W	XXXXXXXX <sub>B</sub>
007A63 <sub>H</sub>	007C63 <sub>H</sub>				
007A64 <sub>H</sub>	007C64 <sub>H</sub>	DLC Register 2	DLCR2	R/W	XXXXXXXX <sub>B</sub>
007A65 <sub>H</sub>	007C65 <sub>H</sub>				
007A66 <sub>H</sub>	007C66 <sub>H</sub>	DLC Register 3	DLCR3	R/W	XXXXXXXX <sub>B</sub>
007A67 <sub>H</sub>	007C67 <sub>H</sub>				
007A68 <sub>H</sub>	007C68 <sub>H</sub>	DLC Register 4	DLCR4	R/W	XXXXXXXX <sub>B</sub>
007A69 <sub>H</sub>	007C69 <sub>H</sub>				
007A6A <sub>H</sub>	007C6A <sub>H</sub>	DLC Register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>
007A6B <sub>H</sub>	007C6B <sub>H</sub>				
007A6C <sub>H</sub>	007C6C <sub>H</sub>	DLC Register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>
007A6D <sub>H</sub>	007C6D <sub>H</sub>				
007A6E <sub>H</sub>	007C6E <sub>H</sub>	DLC Register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>
007A6F <sub>H</sub>	007C6F <sub>H</sub>				
007A70 <sub>H</sub>	007C70 <sub>H</sub>	DLC Register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>
007A71 <sub>H</sub>	007C71 <sub>H</sub>				
007A72 <sub>H</sub>	007C72 <sub>H</sub>	DLC Register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>
007A73 <sub>H</sub>	007C73 <sub>H</sub>				
007A74 <sub>H</sub>	007C74 <sub>H</sub>	DLC Register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>
007A75 <sub>H</sub>	007C75 <sub>H</sub>				
007A76 <sub>H</sub>	007C76 <sub>H</sub>	DLC Register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>
007A77 <sub>H</sub>	007C77 <sub>H</sub>				
007A78 <sub>H</sub>	007C78 <sub>H</sub>	DLC Register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>
007A79 <sub>H</sub>	007C79 <sub>H</sub>				
007A7A <sub>H</sub>	007C7A <sub>H</sub>	DLC Register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>
007A7B <sub>H</sub>	007C7B <sub>H</sub>				
007A7C <sub>H</sub>	007C7C <sub>H</sub>	DLC Register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>
007A7D <sub>H</sub>	007C7D <sub>H</sub>				
007A7E <sub>H</sub>	007C7E <sub>H</sub>	DLC Register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>
007A7F <sub>H</sub>	007C7F <sub>H</sub>				

(Continued)

 ( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input leak current	$I_{IL}$	—	$V_{CC} = 5.5\text{ V}$ , $V_{SS} < V_I < V_{CC}$	-1	—	+1	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, $\overline{\text{RST}}$	—	25	50	100	$\text{k}\Omega$	
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	$\text{k}\Omega$	Except Flash memory devices
Power supply current*	$I_{CC}$	$V_{CC}$	$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, At normal operation.	—	55	70	mA	
			$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, At writing Flash memory.	—	70	85	mA	Flash memory devices
			$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, At erasing Flash memory.	—	75	90	mA	Flash memory devices
	$I_{CCS}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, In Sleep mode.	—	25	35	mA	
	$I_{CTS}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency : 2 MHz, In Main Timer mode	—	0.3	0.8	mA	
	$I_{CTSPLL6}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, In PLL Timer mode, external frequency = 4 MHz	—	4	7	mA	
	$I_{CCL}$		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In sub operation $T_A = +25^{\circ}\text{C}$	—	70	140	$\mu\text{A}$	
	$I_{CCLS}$		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In sub sleep $T_A = +25^{\circ}\text{C}$	—	20	50	$\mu\text{A}$	
	$I_{CCT}$		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In watch mode $T_A = +25^{\circ}\text{C}$	—	10	35	$\mu\text{A}$	
$I_{CCH}$	$V_{CC} = 5.0\text{ V}$ , In Stop mode, $T_A = +25^{\circ}\text{C}$	—	7	25	$\mu\text{A}$			
Input capacitance	$C_{IN}$	Other than C, $AV_{CC}$ , $AV_{SS}$ , $AVRH$ , $AVRL$ , $V_{CC}$ , $V_{SS}$	—	—	5	15	pF	


\* : The power supply current is measured with an external clock.

11.4.8 Hold Timing


( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Pin floating $\rightarrow$ $\overline{\text{HAK}} \downarrow$ time	$t_{\text{XHAL}}$	$\overline{\text{HAK}}$		30	$t_{\text{CP}}$	ns
$\overline{\text{HAK}} \uparrow$ time $\rightarrow$ Pin valid time	$t_{\text{HAHV}}$	$\overline{\text{HAK}}$		$t_{\text{CP}}$	$2 t_{\text{CP}}$	ns









**Note:** : There is more than 1 cycle from when HRQ reads in until the  $\overline{\text{HAK}}$  is changed.



■ MB90F349E, MB90F349ES, MB90F349CE, MB90F349CES




■ MB90346E, MB90346ES, MB90346CE, MB90346CES




(Continued)

Part number	Package	Remarks	
MB90346EPF	100-pin plastic QFP (FPT-100P-M06)		
MB90346ESPF			
MB90346CEPF			
MB90346CESPF			
MB90346EPMC	100-pin plastic LQFP (FPT-100P-M20)		
MB90346ESPMC			
MB90346CEPMC			
MB90346CESPMC			
MB90347EPF	100-pin plastic QFP (FPT-100P-M06)		
MB90347ESPF			
MB90347CEPF			
MB90347CESPF			
MB90347EPMC	100-pin plastic LQFP (FPT-100P-M20)		
MB90347ESPMC			
MB90347CEPMC			
MB90347CESPMC			
MB90348EPF	100-pin plastic QFP (FPT-100P-M06)		
MB90348ESPF			
MB90348CEPF			
MB90348CESPF			
MB90348EPMC	100-pin plastic LQFP (FPT-100P-M20)		
MB90348ESPMC			
MB90348CEPMC			
MB90348CESPMC			
MB90349EPF	100-pin plastic QFP (FPT-100P-M06)		
MB90349ESPF			
MB90349CEPF			
MB90349CESPF			
MB90349EPMC	100-pin plastic LQFP (FPT-100P-M20)		
MB90349ESPMC			
MB90349CEPMC			
MB90349CESPMC			
MB90V340E-101CR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation	
MB90V340E-102CR			

**14. Package Dimensions**

<p>100-pin plastic LQFP</p>  <p>(FPT-100P-M20)</p>	Lead pitch	0.50 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Weight	0.65 g
	Code (Reference)	P-LFQFP100-14×14-0.50



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[cypress.com/psoc](http://cypress.com/psoc)  
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.