



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details


|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                        |
| Core Processor             | F <sup>2</sup> MC-16LX                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 24MHz                                                                                                                                                                           |
| Connectivity               | CANbus, EBI/EMI, LINbus, SCI, UART/USART                                                                                                                                        |
| Peripherals                | DMA, POR, WDT                                                                                                                                                                   |
| Number of I/O              | 82                                                                                                                                                                              |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                                |
| Program Memory Type        | Mask ROM                                                                                                                                                                        |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 6K x 8                                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 16x8/10b                                                                                                                                                                    |
| Oscillator Type            | External                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-LQFP                                                                                                                                                                        |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-388e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-388e1</a> |

## 1. Product Lineup

| <div>Part Number</div>          |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                         |                                                                                                                                                                                                                              |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Parameter                       | MB90V340E-101,<br>MB90V340E-102                                                                                                                                                                                                               | MB90F342E(S), MB90F342CE(S),<br>MB90F345E(S), MB90F345CE(S),<br>MB90F346E(S), MB90F346CE(S),<br>MB90F347E(S), MB90F347CE(S),<br>MB90F349E(S), MB90F349CE(S)                                                             | MB90341E(S), MB90341CE(S),<br>MB90342E(S), MB90342CE(S),<br>MB90346E(S), MB90346CE(S),<br>MB90347E(S), MB90347CE(S),<br>MB90348E(S), MB90348CE(S),<br>MB90349E(S), MB90349CE(S)                                              |
| Type                            | Evaluation products                                                                                                                                                                                                                           | Flash memory products                                                                                                                                                                                                   | MASK ROM products                                                                                                                                                                                                            |
| CPU                             | F <sup>2</sup> MC-16LX CPU                                                                                                                                                                                                                    |                                                                                                                                                                                                                         |                                                                                                                                                                                                                              |
| System clock                    | On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops)<br>Minimum instruction execution time : 42 ns (4 MHz osc. PLL × 6)                                                                                                      |                                                                                                                                                                                                                         |                                                                                                                                                                                                                              |
| ROM                             | External                                                                                                                                                                                                                                      | 512 Kbytes :<br>MB90F345E(S), MB90F345CE(S)<br>256 Kbytes :<br>MB90F342E(S), MB90F342CE(S),<br>MB90F349E(S), MB90F349CE(S)<br>128 Kbytes :<br>MB90F347E(S), MB90F347CE(S)<br>64 Kbytes :<br>MB90F346E(S), MB90F346CE(S) | 256 Kbytes :<br>MB90342E(S), MB90342CE(S),<br>MB90349E(S), MB90349CE(S)<br>128 Kbytes :<br>MB90341E(S), MB90341CE(S),<br>MB90347E(S), MB90347CE(S),<br>MB90348E(S), MB90348CE(S)<br>64 Kbytes :<br>MB90346E(S), MB90346CE(S) |
| RAM                             | 30 Kbytes                                                                                                                                                                                                                                     | 20 Kbytes :<br>MB90F345E(S), MB90F345CE(S)<br>16 Kbytes :<br>MB90F342E(S), MB90F342CE(S),<br>MB90F349E(S), MB90F349CE(S)<br>6 Kbytes :<br>MB90F347E(S), MB90F347CE(S)<br>2 Kbytes :<br>MB90F346E(S), MB90F346CE(S)      | 16 Kbytes :<br>MB90341E(S), MB90341CE(S),<br>MB90342E(S), MB90342CE(S),<br>MB90348E(S), MB90348CE(S),<br>MB90349E(S), MB90349CE(S)<br>6 Kbytes :<br>MB90347E(S), MB90347CE(S)<br>2 Kbytes :<br>MB90346E(S), MB90346CE(S)     |
| Emulator-specific power supply* | Yes                                                                                                                                                                                                                                           | —                                                                                                                                                                                                                       |                                                                                                                                                                                                                              |
| Technology                      | 0.35 μm CMOS with regulator for built-in power supply                                                                                                                                                                                         | 0.35 μm CMOS with built-in power supply regulator + Flash memory with Charge pump for programming voltage                                                                                                               |                                                                                                                                                                                                                              |
| Operating voltage range         | 5 V ± 10%                                                                                                                                                                                                                                     | 3.5 V to 5.5 V : When normal operating (not using A/D converter)<br>4.0 V to 5.5 V : When using the A/D converter/Flash programming<br>4.5 V to 5.5 V : When using the external bus                                     |                                                                                                                                                                                                                              |
| Temperature range               | —                                                                                                                                                                                                                                             | −40°C to +105°C                                                                                                                                                                                                         |                                                                                                                                                                                                                              |
| Package                         | PGA-299                                                                                                                                                                                                                                       | QFP-100, LQFP-100                                                                                                                                                                                                       |                                                                                                                                                                                                                              |
| LIN-UART                        | 5 channels                                                                                                                                                                                                                                    | 4 channels                                                                                                                                                                                                              |                                                                                                                                                                                                                              |
|                                 | Wide range of baud rate settings using a dedicated baud rate generator (reload timer)<br>Special synchronous options for adapting to different synchronous serial protocols<br>LIN functionality working either as master or slave LIN device |                                                                                                                                                                                                                         |                                                                                                                                                                                                                              |
| I <sup>2</sup> C (400 kbps)     | 2 channels                                                                                                                                                                                                                                    | Devices with a C suffix in the part number : 2 channels<br>Devices without a C suffix in the part number : —                                                                                                            |                                                                                                                                                                                                                              |

(Continued)

■ MB90341CE(S), MB90342CE(S), MB90F342CE(S), MB90F345CE(S), MB90346CE(S), MB90F346CE(S), MB90347CE(S), MB90F347CE(S), MB90348CE(S), MB90349CE(S), MB90F349CE(S)



(Continued)

| Pin No.  |           | Pin name                | I/O Circuit type*3 | Function                                                                                                                                                                                           |
|----------|-----------|-------------------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| QFP100*1 | LQFP100*2 |                         |                    |                                                                                                                                                                                                    |
| 9        | 7         | P34                     | G                  | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.           |
|          |           | HRQ                     |                    | Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.                                                                                     |
|          |           | OUT4                    |                    | Waveform output pin for output compare.                                                                                                                                                            |
| 10       | 8         | P35                     | G                  | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.           |
|          |           | $\overline{\text{HAK}}$ |                    | Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.                                                                                |
|          |           | OUT5                    |                    | Waveform output pin for output compare.                                                                                                                                                            |
| 11       | 9         | P36                     | G                  | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled. |
|          |           | RDY                     |                    | External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.                                                                         |
|          |           | OUT6                    |                    | Waveform output pin for output compare.                                                                                                                                                            |
| 12       | 10        | P37                     | G                  | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.            |
|          |           | CLK                     |                    | Clock output pin. This function is enabled when both the external bus and clock output are enabled.                                                                                                |
|          |           | OUT7                    |                    | Waveform output pin for output compare                                                                                                                                                             |
| 13, 14   | 11, 12    | P40, P41                | F                  | General purpose I/O pins.<br>(devices with an S suffix in the part number and or MB90V340E-101)                                                                                                    |
|          |           | X0A, X1A                | B                  | Oscillation pins for sub clock<br>(devices without an S suffix in the part number and or MB90V340E-102)                                                                                            |
| 15       | 13        | V <sub>CC</sub>         | —                  | Power (3.5 V to 5.5 V) input pin                                                                                                                                                                   |
| 16       | 14        | V <sub>SS</sub>         | —                  | GND pin                                                                                                                                                                                            |
| 17       | 15        | C                       | K                  | This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 $\mu\text{F}$ .                               |
| 18       | 16        | P42                     | F                  | General purpose I/O pin.                                                                                                                                                                           |
|          |           | IN6                     |                    | Trigger input pin for input capture.                                                                                                                                                               |
|          |           | RX1                     |                    | RX input pin for CAN1 Interface<br>(MB90341E/342E/F342E/F345E only)                                                                                                                                |
|          |           | INT9R                   |                    | External interrupt request input pin                                                                                                                                                               |

(Continued)

## 5. Handling Devices

### 1. Preventing latch-up

CMOS IC may suffer latch-up under the following conditions:

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$  pins.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ ,  $AV_{RH}$ ) exceed the digital power-supply voltage.

### 2. Handling unused pins


Leaving unused input terminals open may lead to permanent damage due to malfunction and latch-up; pull up or pull down the terminals through the resistors of 2 k $\Omega$  or more.

### 3. Power supply pins ( $V_{CC}/V_{SS}$ )

- If there are multiple  $V_{CC}$  and  $V_{SS}$  pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the  $V_{CC}$  and  $V_{SS}$  pins to the power supply and ground externally. Connect  $V_{CC}$  and  $V_{SS}$  pins to the device from the current supply source at a possibly low impedance.

- As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1  $\mu$ F as a bypass capacitor between  $V_{CC}$  and  $V_{SS}$  pins in the vicinity of  $V_{CC}$  and  $V_{SS}$  pins of the device.



### 4. Mode Pins (MD0 to MD2)

Connect the mode pins directly to  $V_{CC}$  or  $V_{SS}$  pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to  $V_{CC}$  or  $V_{SS}$  pins and to provide a low-impedance connection.

| Address             | Register                                  | Abbreviation | Access      | Resource name             | Initial value         |
|---------------------|-------------------------------------------|--------------|-------------|---------------------------|-----------------------|
| 000020 <sub>H</sub> | Serial Mode Register 0                    | SMR0         | W,R/W       | UART0                     | 00000000 <sub>B</sub> |
| 000021 <sub>H</sub> | Serial Control Register 0                 | SCR0         | W,R/W       |                           | 00000000 <sub>B</sub> |
| 000022 <sub>H</sub> | Reception/Transmission Data Register 0    | RDR0/TDR0    | R/W         |                           | 00000000 <sub>B</sub> |
| 000023 <sub>H</sub> | Serial Status Register 0                  | SSR0         | R,R/W       |                           | 00001000 <sub>B</sub> |
| 000024 <sub>H</sub> | Extended Communication Control Register 0 | ECCR0        | R,W,<br>R/W |                           | 000000XX <sub>B</sub> |
| 000025 <sub>H</sub> | Extended Status/Control Register 0        | ESCR0        | R/W         |                           | 00000100 <sub>B</sub> |
| 000026 <sub>H</sub> | Baud Rate Generator Register 00           | BGR00        | R/W         |                           | 00000000 <sub>B</sub> |
| 000027 <sub>H</sub> | Baud Rate Generator Register 01           | BGR01        | R/W         |                           | 00000000 <sub>B</sub> |
| 000028 <sub>H</sub> | Serial Mode Register 1                    | SMR1         | W,R/W       | UART1                     | 00000000 <sub>B</sub> |
| 000029 <sub>H</sub> | Serial Control Register 1                 | SCR1         | W,R/W       |                           | 00000000 <sub>B</sub> |
| 00002A <sub>H</sub> | Reception/Transmission Data Register 1    | RDR1/TDR1    | R/W         |                           | 00000000 <sub>B</sub> |
| 00002B <sub>H</sub> | Serial Status Register 1                  | SSR1         | R,R/W       |                           | 00001000 <sub>B</sub> |
| 00002C <sub>H</sub> | Extended Communication Control Register 1 | ECCR1        | R,W,<br>R/W |                           | 000000XX <sub>B</sub> |
| 00002D <sub>H</sub> | Extended Status/Control Register 1        | ESCR1        | R/W         |                           | 00000100 <sub>B</sub> |
| 00002E <sub>H</sub> | Baud Rate Generator Register 10           | BGR10        | R/W         |                           | 00000000 <sub>B</sub> |
| 00002F <sub>H</sub> | Baud Rate Generator Register 11           | BGR11        | R/W         |                           | 00000000 <sub>B</sub> |
| 000030 <sub>H</sub> | PPG 0 Operation Mode Control Register     | PPGC0        | W,R/W       | 16-bit PPG 0/1            | 0X000XX1 <sub>B</sub> |
| 000031 <sub>H</sub> | PPG 1 Operation Mode Control Register     | PPGC1        | W,R/W       |                           | 0X000001 <sub>B</sub> |
| 000032 <sub>H</sub> | PPG 0/PPG 1 Count Clock Select Register   | PPG01        | R/W         |                           | 000000X0 <sub>B</sub> |
| 000033 <sub>H</sub> | Reserved                                  |              |             |                           |                       |
| 000034 <sub>H</sub> | PPG 2 Operation Mode Control Register     | PPGC2        | W,R/W       | 16-bit PPG 2/3            | 0X000XX1 <sub>B</sub> |
| 000035 <sub>H</sub> | PPG 3 Operation Mode Control Register     | PPGC3        | W,R/W       |                           | 0X000001 <sub>B</sub> |
| 000036 <sub>H</sub> | PPG 2/PPG 3 Count Clock Select Register   | PPG23        | R/W         |                           | 000000X0 <sub>B</sub> |
| 000037 <sub>H</sub> | Reserved                                  |              |             |                           |                       |
| 000038 <sub>H</sub> | PPG 4 Operation Mode Control Register     | PPGC4        | W,R/W       | 16-bit PPG 4/5            | 0X000XX1 <sub>B</sub> |
| 000039 <sub>H</sub> | PPG 5 Operation Mode Control Register     | PPGC5        | W,R/W       |                           | 0X000001 <sub>B</sub> |
| 00003A <sub>H</sub> | PPG 4/PPG 5 Clock Select Register         | PPG45        | R/W         |                           | 000000X0 <sub>B</sub> |
| 00003B <sub>H</sub> | Address Detect Control Register 1         | PACSR1       | R/W         | Address Match Detection 1 | 00000000 <sub>B</sub> |
| 00003C <sub>H</sub> | PPG 6 Operation Mode Control Register     | PPGC6        | W,R/W       | 16-bit PPG 6/7            | 0X000XX1 <sub>B</sub> |
| 00003D <sub>H</sub> | PPG 7 Operation Mode Control Register     | PPGC7        | W,R/W       |                           | 0X000001 <sub>B</sub> |
| 00003E <sub>H</sub> | PPG 6/PPG 7 Count Clock Control Register  | PPG67        | R/W         |                           | 000000X0 <sub>B</sub> |
| 00003F <sub>H</sub> | Reserved                                  |              |             |                           |                       |

(Continued)

| Address             | Register                                                                            | Abbreviation | Access | Resource name          | Initial value          |
|---------------------|-------------------------------------------------------------------------------------|--------------|--------|------------------------|------------------------|
| 0000A5 <sub>H</sub> | Automatic Ready Function Select Register                                            | ARSR         | W      | External Memory Access | 0011XX00 <sub>B</sub>  |
| 0000A6 <sub>H</sub> | External Address Output Control Register                                            | HACR         | W      |                        | 00000000 <sub>B</sub>  |
| 0000A7 <sub>H</sub> | Bus Control Signal Selection Register                                               | ECSR         | W      |                        | 0000000X <sub>B</sub>  |
| 0000A8 <sub>H</sub> | Watchdog Control Register                                                           | WDTC         | R,W    | Watchdog Timer         | XXXXXX11 <sub>B</sub>  |
| 0000A9 <sub>H</sub> | Time Base Timer Control Register                                                    | TBTC         | W,R/W  | Time Base Timer        | 1XX00100 <sub>B</sub>  |
| 0000AA <sub>H</sub> | Watch Timer Control Register                                                        | WTC          | R,R/W  | Watch Timer            | 1X001000 <sub>B</sub>  |
| 0000AB <sub>H</sub> | Reserved                                                                            |              |        |                        |                        |
| 0000AC <sub>H</sub> | DMA Enable L Register                                                               | DERL         | R/W    | DMA                    | 00000000 <sub>B</sub>  |
| 0000AD <sub>H</sub> | DMA Enable H Register                                                               | DERH         | R/W    |                        | 00000000 <sub>B</sub>  |
| 0000AE <sub>H</sub> | Flash Control Status Register<br>(Flash memory devices only.<br>Otherwise reserved) | FMCS         | R,R/W  | Flash Memory           | 000X0000 <sub>B</sub>  |
| 0000AF <sub>H</sub> | Reserved                                                                            |              |        |                        |                        |
| 0000B0 <sub>H</sub> | Interrupt Control Register 00                                                       | ICR00        | W,R/W  | Interrupt Control      | 00000111 <sub>B</sub>  |
| 0000B1 <sub>H</sub> | Interrupt Control Register 01                                                       | ICR01        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B2 <sub>H</sub> | Interrupt Control Register 02                                                       | ICR02        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B3 <sub>H</sub> | Interrupt Control Register 03                                                       | ICR03        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B4 <sub>H</sub> | Interrupt Control Register 04                                                       | ICR04        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B5 <sub>H</sub> | Interrupt Control Register 05                                                       | ICR05        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B6 <sub>H</sub> | Interrupt Control Register 06                                                       | ICR06        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B7 <sub>H</sub> | Interrupt Control Register 07                                                       | ICR07        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B8 <sub>H</sub> | Interrupt Control Register 08                                                       | ICR08        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000B9 <sub>H</sub> | Interrupt Control Register 09                                                       | ICR09        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000BA <sub>H</sub> | Interrupt Control Register 10                                                       | ICR10        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000BB <sub>H</sub> | Interrupt Control Register 11                                                       | ICR11        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000BC <sub>H</sub> | Interrupt Control Register 12                                                       | ICR12        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000BD <sub>H</sub> | Interrupt Control Register 13                                                       | ICR13        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000BE <sub>H</sub> | Interrupt Control Register 14                                                       | ICR14        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000BF <sub>H</sub> | Interrupt Control Register 15                                                       | ICR15        | W,R/W  |                        | 00000111 <sub>B</sub>  |
| 0000C0 <sub>H</sub> | D/A Converter Data 0                                                                | DAT0         | R/W    | D/A Converter          | XXXXXXXX <sub>B</sub>  |
| 0000C1 <sub>H</sub> | D/A Converter Data 1                                                                | DAT1         | R/W    |                        | XXXXXXXX <sub>B</sub>  |
| 0000C2 <sub>H</sub> | D/A Control 0                                                                       | DACR0        | R/W    |                        | XXXXXXXX0 <sub>B</sub> |
| 0000C3 <sub>H</sub> | D/A Control 1                                                                       | DACR1        | R/W    |                        | XXXXXXXX0 <sub>B</sub> |

(Continued)

| Address             | Register               | Abbreviation | Access | Resource name      | Initial value          |
|---------------------|------------------------|--------------|--------|--------------------|------------------------|
| 007924 <sub>H</sub> | Input Capture 2        | IPCP2        | R      | Input Capture 2/3  | XXXXXXXX <sub>B</sub>  |
| 007925 <sub>H</sub> | Input Capture 2        | IPCP2        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 007926 <sub>H</sub> | Input Capture 3        | IPCP3        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 007927 <sub>H</sub> | Input Capture 3        | IPCP3        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 007928 <sub>H</sub> | Input Capture 4        | IPCP4        | R      | Input Capture 4/5  | XXXXXXXX <sub>B</sub>  |
| 007929 <sub>H</sub> | Input Capture 4        | IPCP4        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 00792A <sub>H</sub> | Input Capture 5        | IPCP5        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 00792B <sub>H</sub> | Input Capture 5        | IPCP5        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 00792C <sub>H</sub> | Input Capture 6        | IPCP6        | R      | Input Capture 6/7  | XXXXXXXX <sub>B</sub>  |
| 00792D <sub>H</sub> | Input Capture 6        | IPCP6        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 00792E <sub>H</sub> | Input Capture 7        | IPCP7        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 00792F <sub>H</sub> | Input Capture 7        | IPCP7        | R      |                    | XXXXXXXX <sub>B</sub>  |
| 007930 <sub>H</sub> | Output Compare 0       | OCCP0        | R/W    | Output Compare 0/1 | XXXXXXXX <sub>B</sub>  |
| 007931 <sub>H</sub> | Output Compare 0       | OCCP0        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007932 <sub>H</sub> | Output Compare 1       | OCCP1        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007933 <sub>H</sub> | Output Compare 1       | OCCP1        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007934 <sub>H</sub> | Output Compare 2       | OCCP2        | R/W    | Output Compare 2/3 | XXXXXXXX <sub>B</sub>  |
| 007935 <sub>H</sub> | Output Compare 2       | OCCP2        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007936 <sub>H</sub> | Output Compare 3       | OCCP3        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007937 <sub>H</sub> | Output Compare 3       | OCCP3        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007938 <sub>H</sub> | Output Compare 4       | OCCP4        | R/W    | Output Compare 4/5 | XXXXXXXX <sub>B</sub>  |
| 007939 <sub>H</sub> | Output Compare 4       | OCCP4        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 00793A <sub>H</sub> | Output Compare 5       | OCCP5        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 00793B <sub>H</sub> | Output Compare 5       | OCCP5        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 00793C <sub>H</sub> | Output Compare 6       | OCCP6        | R/W    | Output Compare 6/7 | XXXXXXXX <sub>B</sub>  |
| 00793D <sub>H</sub> | Output Compare 6       | OCCP6        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 00793E <sub>H</sub> | Output Compare 7       | OCCP7        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 00793F <sub>H</sub> | Output Compare 7       | OCCP7        | R/W    |                    | XXXXXXXX <sub>B</sub>  |
| 007940 <sub>H</sub> | Timer Data 0           | TCDT0        | R/W    | Free-run Timer 0   | 00000000 <sub>B</sub>  |
| 007941 <sub>H</sub> | Timer Data 0           | TCDT0        | R/W    |                    | 00000000 <sub>B</sub>  |
| 007942 <sub>H</sub> | Timer Control Status 0 | TCCSL0       | R/W    |                    | 00000000 <sub>B</sub>  |
| 007943 <sub>H</sub> | Timer Control Status 0 | TCCSH0       | R/W    |                    | 0XXXXXXXX <sub>B</sub> |
| 007944 <sub>H</sub> | Timer Data 1           | TCDT1        | R/W    | Free-run Timer 1   | 00000000 <sub>B</sub>  |
| 007945 <sub>H</sub> | Timer Data 1           | TCDT1        | R/W    |                    | 00000000 <sub>B</sub>  |
| 007946 <sub>H</sub> | Timer Control Status 1 | TCCSL1       | R/W    |                    | 00000000 <sub>B</sub>  |
| 007947 <sub>H</sub> | Timer Control Status 1 | TCCSH1       | R/W    |                    | 0XXXXXXXX <sub>B</sub> |

(Continued)

| Address                                          | Register                                              | Abbreviation | Access | Resource name                | Initial value         |
|--------------------------------------------------|-------------------------------------------------------|--------------|--------|------------------------------|-----------------------|
| 007970 <sub>H</sub>                              | I <sup>2</sup> C Bus Status Register 0                | IBSR0        | R      | I <sup>2</sup> C Interface 0 | 00000000 <sub>B</sub> |
| 007971 <sub>H</sub>                              | I <sup>2</sup> C Bus Control Register 0               | IBCR0        | W,R/W  |                              | 00000000 <sub>B</sub> |
| 007972 <sub>H</sub>                              | I <sup>2</sup> C 10-bit Slave Address Register 0      | ITBAL0       | R/W    |                              | 00000000 <sub>B</sub> |
| 007973 <sub>H</sub>                              |                                                       | ITBAH0       | R/W    |                              | 00000000 <sub>B</sub> |
| 007974 <sub>H</sub>                              | I <sup>2</sup> C 10-bit Slave Address Mask Register 0 | ITMKL0       | R/W    |                              | 11111111 <sub>B</sub> |
| 007975 <sub>H</sub>                              |                                                       | ITMKH0       | R/W    |                              | 00111111 <sub>B</sub> |
| 007976 <sub>H</sub>                              | I <sup>2</sup> C 7-bit Slave Address Register 0       | ISBA0        | R/W    |                              | 00000000 <sub>B</sub> |
| 007977 <sub>H</sub>                              | I <sup>2</sup> C 7-bit Slave Address Mask Register 0  | ISMK0        | R/W    |                              | 01111111 <sub>B</sub> |
| 007978 <sub>H</sub>                              | I <sup>2</sup> C Data Register 0                      | IDAR0        | R/W    |                              | 00000000 <sub>B</sub> |
| 007979 <sub>H</sub> ,<br>00797A <sub>H</sub>     | Reserved                                              |              |        |                              |                       |
| 00797B <sub>H</sub>                              | I <sup>2</sup> C Clock Control Register 0             | ICCR0        | R/W    | I <sup>2</sup> C Interface 0 | 00011111 <sub>B</sub> |
| 00797C <sub>H</sub><br>to<br>00797F <sub>H</sub> | Reserved                                              |              |        |                              |                       |
| 007980 <sub>H</sub>                              | I <sup>2</sup> C Bus Status Register 1                | IBSR1        | R      | I <sup>2</sup> C Interface 1 | 00000000 <sub>B</sub> |
| 007981 <sub>H</sub>                              | I <sup>2</sup> C Bus Control Register 1               | IBCR1        | W,R/W  |                              | 00000000 <sub>B</sub> |
| 007982 <sub>H</sub>                              | I <sup>2</sup> C 10-bit Slave Address Register 1      | ITBAL1       | R/W    |                              | 00000000 <sub>B</sub> |
| 007983 <sub>H</sub>                              |                                                       | ITBAH1       | R/W    |                              | 00000000 <sub>B</sub> |
| 007984 <sub>H</sub>                              | I <sup>2</sup> C 10-bit Slave Address Mask Register 1 | ITMKL1       | R/W    |                              | 11111111 <sub>B</sub> |
| 007985 <sub>H</sub>                              |                                                       | ITMKH1       | R/W    |                              | 00111111 <sub>B</sub> |
| 007986 <sub>H</sub>                              | I <sup>2</sup> C 7-bit Slave Address Register 1       | ISBA1        | R/W    |                              | 00000000 <sub>B</sub> |
| 007987 <sub>H</sub>                              | I <sup>2</sup> C 7-bit Slave Address Mask Register 1  | ISMK1        | R/W    |                              | 01111111 <sub>B</sub> |
| 007988 <sub>H</sub>                              | I <sup>2</sup> C Data Register 1                      | IDAR1        | R/W    |                              | 00000000 <sub>B</sub> |
| 007989 <sub>H</sub> ,<br>00798A <sub>H</sub>     | Reserved                                              |              |        |                              |                       |
| 00798B <sub>H</sub>                              | I <sup>2</sup> C Clock Control Register 1             | ICCR1        | R/W    | I <sup>2</sup> C Interface 1 | 00011111 <sub>B</sub> |
| 00798C <sub>H</sub><br>to<br>0079C1 <sub>H</sub> | Reserved                                              |              |        |                              |                       |
| 0079C2 <sub>H</sub>                              | Clock Modulator Control Register                      | CMCR         | R, R/W | Clock Modulator              | 0001X000 <sub>B</sub> |
| 0079C3 <sub>H</sub><br>to<br>0079DF <sub>H</sub> | Reserved                                              |              |        |                              |                       |

(Continued)

(Continued)

| Address                                          | Register                                                  | Abbreviation | Access | Resource name             | Initial value         |
|--------------------------------------------------|-----------------------------------------------------------|--------------|--------|---------------------------|-----------------------|
| 0079E0 <sub>H</sub>                              | Detect Address Setting 0                                  | PADR0        | R/W    | Address Match Detection 0 | XXXXXXXX <sub>B</sub> |
| 0079E1 <sub>H</sub>                              | Detect Address Setting 0                                  | PADR0        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E2 <sub>H</sub>                              | Detect Address Setting 0                                  | PADR0        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E3 <sub>H</sub>                              | Detect Address Setting 1                                  | PADR1        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E4 <sub>H</sub>                              | Detect Address Setting 1                                  | PADR1        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E5 <sub>H</sub>                              | Detect Address Setting 1                                  | PADR1        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E6 <sub>H</sub>                              | Detect Address Setting 2                                  | PADR2        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E7 <sub>H</sub>                              | Detect Address Setting 2                                  | PADR2        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E8 <sub>H</sub>                              | Detect Address Setting 2                                  | PADR2        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079E9 <sub>H</sub><br>to<br>0079EF <sub>H</sub> | Reserved                                                  |              |        |                           |                       |
| 0079F0 <sub>H</sub>                              | Detect Address Setting 3                                  | PADR3        | R/W    | Address Match Detection 1 | XXXXXXXX <sub>B</sub> |
| 0079F1 <sub>H</sub>                              | Detect Address Setting 3                                  | PADR3        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F2 <sub>H</sub>                              | Detect Address Setting 3                                  | PADR3        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F3 <sub>H</sub>                              | Detect Address Setting 4                                  | PADR4        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F4 <sub>H</sub>                              | Detect Address Setting 4                                  | PADR4        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F5 <sub>H</sub>                              | Detect Address Setting 4                                  | PADR4        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F6 <sub>H</sub>                              | Detect Address Setting 5                                  | PADR5        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F7 <sub>H</sub>                              | Detect Address Setting 5                                  | PADR5        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F8 <sub>H</sub>                              | Detect Address Setting 5                                  | PADR5        | R/W    |                           | XXXXXXXX <sub>B</sub> |
| 0079F9 <sub>H</sub><br>to<br>0079FF <sub>H</sub> | Reserved                                                  |              |        |                           |                       |
| 007A00 <sub>H</sub><br>to<br>007AFF <sub>H</sub> | Reserved for CAN Controller 0. Refer to “CAN Controllers  |              |        |                           |                       |
| 007B00 <sub>H</sub><br>to<br>007BFF <sub>H</sub> | Reserved for CAN Controller 0. Refer to “CAN Controllers” |              |        |                           |                       |
| 007C00 <sub>H</sub><br>to<br>007CFF <sub>H</sub> | Reserved for CAN Controller 1. Refer to “CAN Controllers” |              |        |                           |                       |
| 007D00 <sub>H</sub><br>to<br>007DFF <sub>H</sub> | Reserved for CAN Controller 1. Refer to “CAN Controllers” |              |        |                           |                       |
| 007E00 <sub>H</sub><br>to<br>007FFF <sub>H</sub> | Reserved                                                  |              |        |                           |                       |

**Note:**

- Initial value of “X” represents unknown value.
- Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading “X”.

## 10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

| Interrupt cause                       | EI <sup>2</sup> OS Support | DMA channel number | Interrupt vector |                     | Interrupt control register |                     |
|---------------------------------------|----------------------------|--------------------|------------------|---------------------|----------------------------|---------------------|
|                                       |                            |                    | Number           | Address             | Number                     | Address             |
| Reset                                 | N                          | —                  | #08              | FFFFDC <sub>H</sub> | —                          | —                   |
| INT9 instruction                      | N                          | —                  | #09              | FFFFD8 <sub>H</sub> | —                          | —                   |
| Exception                             | N                          | —                  | #10              | FFFFD4 <sub>H</sub> | —                          | —                   |
| CAN 0 RX                              | N                          | —                  | #11              | FFFFD0 <sub>H</sub> | ICR00                      | 0000B0 <sub>H</sub> |
| CAN 0 TX/NS                           | N                          | —                  | #12              | FFFFCC <sub>H</sub> |                            |                     |
| CAN 1 RX / Input Capture 6            | Y1                         | —                  | #13              | FFFFC8 <sub>H</sub> | ICR01                      | 0000B1 <sub>H</sub> |
| CAN 1 TX/NS / Input Capture 7         | Y1                         | —                  | #14              | FFFFC4 <sub>H</sub> |                            |                     |
| CAN 2 RX / I <sup>2</sup> C0          | N                          | —                  | #15              | FFFFC0 <sub>H</sub> | ICR02                      | 0000B2 <sub>H</sub> |
| CAN 2 TX/NS                           | N                          | —                  | #16              | FFFFBC <sub>H</sub> |                            |                     |
| 16-bit Reload Timer 0                 | Y1                         | 0                  | #17              | FFFFB8 <sub>H</sub> | ICR03                      | 0000B3 <sub>H</sub> |
| 16-bit Reload Timer 1                 | Y1                         | 1                  | #18              | FFFFB4 <sub>H</sub> |                            |                     |
| 16-bit Reload Timer 2                 | Y1                         | 2                  | #19              | FFFFB0 <sub>H</sub> | ICR04                      | 0000B4 <sub>H</sub> |
| 16-bit Reload Timer 3                 | Y1                         | —                  | #20              | FFFFAC <sub>H</sub> |                            |                     |
| PPG 0/1/4/5                           | N                          | —                  | #21              | FFFFA8 <sub>H</sub> | ICR05                      | 0000B5 <sub>H</sub> |
| PPG 2/3/6/7                           | N                          | —                  | #22              | FFFFA4 <sub>H</sub> |                            |                     |
| PPG 8/9/C/D                           | N                          | —                  | #23              | FFFFA0 <sub>H</sub> | ICR06                      | 0000B6 <sub>H</sub> |
| PPG A/B/E/F                           | N                          | —                  | #24              | FFFF9C <sub>H</sub> |                            |                     |
| Time Base Timer                       | N                          | —                  | #25              | FFFF98 <sub>H</sub> | ICR07                      | 0000B7 <sub>H</sub> |
| External Interrupt 0 to 3, 8 to 11    | Y1                         | 3                  | #26              | FFFF94 <sub>H</sub> |                            |                     |
| Watch Timer                           | N                          | —                  | #27              | FFFF90 <sub>H</sub> | ICR08                      | 0000B8 <sub>H</sub> |
| External Interrupt 4 to 7, 12 to 15   | Y1                         | 4                  | #28              | FFFF8C <sub>H</sub> |                            |                     |
| A/D Converter                         | Y1                         | 5                  | #29              | FFFF88 <sub>H</sub> | ICR09                      | 0000B9 <sub>H</sub> |
| Free-run Timer 0 / Free-run Timer 1   | N                          | —                  | #30              | FFFF84 <sub>H</sub> |                            |                     |
| Input Capture 4/5 / I <sup>2</sup> C1 | Y1                         | 6                  | #31              | FFFF80 <sub>H</sub> | ICR10                      | 0000BA <sub>H</sub> |
| Output Compare 0/1/4/5                | Y1                         | 7                  | #32              | FFFF7C <sub>H</sub> |                            |                     |
| Input Capture 0 to 3                  | Y1                         | 8                  | #33              | FFFF78 <sub>H</sub> | ICR11                      | 0000BB <sub>H</sub> |
| Output Compare 2/3/6/7                | Y1                         | 9                  | #34              | FFFF74 <sub>H</sub> |                            |                     |
| UART 0 RX                             | Y2                         | 10                 | #35              | FFFF70 <sub>H</sub> | ICR12                      | 0000BC <sub>H</sub> |
| UART 0 TX                             | Y1                         | 11                 | #36              | FFFF6C <sub>H</sub> |                            |                     |
| UART 1 RX / UART 3 RX                 | Y2                         | 12                 | #37              | FFFF68 <sub>H</sub> | ICR13                      | 0000BD <sub>H</sub> |
| UART 1 TX / UART 3 TX                 | Y1                         | 13                 | #38              | FFFF64 <sub>H</sub> |                            |                     |

(Continued)

(Continued)

| Interrupt cause       | EI <sup>2</sup> OS Support | DMA channel number | Interrupt vector |                     | Interrupt control register |                     |
|-----------------------|----------------------------|--------------------|------------------|---------------------|----------------------------|---------------------|
|                       |                            |                    | Number           | Address             | Number                     | Address             |
| UART 2 RX / UART 4 RX | Y2                         | 14                 | #39              | FFFF60 <sub>H</sub> | ICR14                      | 0000BE <sub>H</sub> |
| UART 2 TX / UART 4 TX | Y1                         | 15                 | #40              | FFFF5C <sub>H</sub> |                            |                     |
| Flash Memory          | N                          | —                  | #41              | FFFF58 <sub>H</sub> | ICR15                      | 0000BF <sub>H</sub> |
| Delayed Interrupt     | N                          | —                  | #42              | FFFF54 <sub>H</sub> |                            |                     |

Y1 : Usable

Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable


**Note:**

- The peripheral resources sharing the ICR register have the same interrupt level.
- When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
- When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.


#### 11.4.3 Power On Reset

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter          | Symbol    | Pin      | Condition | Value |     | Unit | Remarks                     |
|--------------------|-----------|----------|-----------|-------|-----|------|-----------------------------|
|                    |           |          |           | Min   | Max |      |                             |
| Power on rise time | $t_R$     | $V_{CC}$ | —         | 0.05  | 30  | ms   |                             |
| Power off time     | $t_{OFF}$ | $V_{CC}$ | —         | 1     | —   | ms   | Waiting time until power-on |



**Note:** : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



#### 11.4.4 Clock Output Timing


( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

| Parameter                                   | Symbol     | Pin | Condition | Value |     | Unit | Remarks                  |
|---------------------------------------------|------------|-----|-----------|-------|-----|------|--------------------------|
|                                             |            |     |           | Min   | Max |      |                          |
| Cycle time                                  | $t_{CYC}$  | CLK | —         | 62.5  | —   | ns   | $f_{CP} = 16\text{ MHz}$ |
|                                             |            |     |           | 41.67 | —   | ns   | $f_{CP} = 24\text{ MHz}$ |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | $t_{CHCL}$ | CLK | —         | 20    | —   | ns   | $f_{CP} = 16\text{ MHz}$ |
|                                             |            |     |           | 13    | —   | ns   | $f_{CP} = 24\text{ MHz}$ |

#### 11.4.5 Bus Timing (Read)

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )


| Parameter                                     | Symbol     | Pin                                              | Condition | Value             |                   | Unit |
|-----------------------------------------------|------------|--------------------------------------------------|-----------|-------------------|-------------------|------|
|                                               |            |                                                  |           | Min               | Max               |      |
| ALE pulse width                               | $t_{LHLL}$ | ALE                                              | —         | $t_{CP}/2 - 10$   | —                 | ns   |
| Valid address → ALE ↓ time                    | $t_{AVLL}$ | ALE, A23 to A16, AD15 to AD00                    |           | $t_{CP}/2 - 20$   | —                 | ns   |
| ALE ↓ → Address valid time                    | $t_{LLAX}$ | ALE, AD15 to AD00                                |           | $t_{CP}/2 - 15$   | —                 | ns   |
| Valid address → RD ↓ time                     | $t_{AVRL}$ | A23 to A16, AD15 to AD00, $\overline{\text{RD}}$ |           | $t_{CP} - 15$     | —                 | ns   |
| Valid address → Valid data input              | $t_{AVDV}$ | A23 to A16, AD15 to AD00                         |           | —                 | $5 t_{CP}/2 - 60$ | ns   |
| $\overline{\text{RD}}$ pulse width            | $t_{RLRH}$ | $\overline{\text{RD}}$                           |           | $3 t_{CP}/2 - 20$ | —                 | ns   |
| $\overline{\text{RD}}$ ↓ → Valid data input   | $t_{RLDV}$ | $\overline{\text{RD}}$ , A23 to A16              |           | —                 | $3 t_{CP}/2 - 50$ | ns   |
| $\overline{\text{RD}}$ ↑ → Data hold time     | $t_{RHDX}$ | $\overline{\text{RD}}$ , A23 to A16              |           | 0                 | —                 | ns   |
| $\overline{\text{RD}}$ ↑ → ALE ↑ time         | $t_{RHLH}$ | $\overline{\text{RD}}$ , ALE                     |           | $t_{CP}/2 - 15$   | —                 | ns   |
| $\overline{\text{RD}}$ ↑ → Address valid time | $t_{RHAX}$ | $\overline{\text{RD}}$ , A23 to A16              |           | $t_{CP}/2 - 10$   | —                 | ns   |
| Valid address → CLK ↑ time                    | $t_{AVCH}$ | A23 to A16, AD15 to AD00, CLK                    |           | $t_{CP}/2 - 16$   | —                 | ns   |
| $\overline{\text{RD}}$ ↓ → CLK ↑ time         | $t_{RLCH}$ | $\overline{\text{RD}}$ , CLK                     |           | $t_{CP}/2 - 15$   | —                 | ns   |
| ALE ↓ → $\overline{\text{RD}}$ ↓ time         | $t_{LLRL}$ | ALE, $\overline{\text{RD}}$                      |           | $t_{CP}/2 - 15$   | —                 | ns   |



#### 11.4.6 Bus Timing (Write)

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

| Parameter                                                          | Symbol            | Pin                                              | Condition | Value                    |     | Unit |
|--------------------------------------------------------------------|-------------------|--------------------------------------------------|-----------|--------------------------|-----|------|
|                                                                    |                   |                                                  |           | Min                      | Max |      |
| Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time   | $t_{\text{AVWL}}$ | A23 to A16, AD15 to AD00, $\overline{\text{WR}}$ | —         | $t_{\text{CP}} - 15$     | —   | ns   |
| $\overline{\text{WR}}$ pulse width                                 | $t_{\text{WLWH}}$ | $\overline{\text{WR}}$                           |           | $3 t_{\text{CP}}/2 - 20$ | —   | ns   |
| Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time | $t_{\text{DVWH}}$ | AD15 to AD00, $\overline{\text{WR}}$             |           | $3 t_{\text{CP}}/2 - 20$ | —   | ns   |
| $\overline{\text{WR}} \uparrow \rightarrow$ Data hold time         | $t_{\text{WHDX}}$ | AD15 to AD00, $\overline{\text{WR}}$             |           | 15                       | —   | ns   |
| $\overline{\text{WR}} \uparrow \rightarrow$ Address valid time     | $t_{\text{WHAX}}$ | A23 to A16, $\overline{\text{WR}}$               |           | $t_{\text{CP}}/2 - 10$   | —   | ns   |
| $\overline{\text{WR}} \uparrow \rightarrow$ ALE $\uparrow$ time    | $t_{\text{WHLH}}$ | $\overline{\text{WR}}$ , ALE                     |           | $t_{\text{CP}}/2 - 15$   | —   | ns   |
| $\overline{\text{WR}} \downarrow \rightarrow$ CLK $\uparrow$ time  | $t_{\text{WLCH}}$ | $\overline{\text{WR}}$ , CLK                     |           | $t_{\text{CP}}/2 - 15$   | —   | ns   |




#### 11.4.8 Hold Timing


( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

| Parameter                                                          | Symbol     | Pin                     | Condition | Value    |            | Unit |
|--------------------------------------------------------------------|------------|-------------------------|-----------|----------|------------|------|
|                                                                    |            |                         |           | Min      | Max        |      |
| Pin floating $\rightarrow \overline{\text{HAK}} \downarrow$ time   | $t_{XHAL}$ | $\overline{\text{HAK}}$ | —         | 30       | $t_{CP}$   | ns   |
| $\overline{\text{HAK}} \uparrow$ time $\rightarrow$ Pin valid time | $t_{HAHV}$ | $\overline{\text{HAK}}$ | —         | $t_{CP}$ | $2 t_{CP}$ | ns   |


**Note:** : There is more than 1 cycle from when HRQ reads in until the  $\overline{\text{HAK}}$  is changed.



• Internal Shift Clock Mode



• External Shift Clock Mode




■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                                      | Symbol      | Pin                           | Condition                                                                            | Value           |     | Unit |
|------------------------------------------------|-------------|-------------------------------|--------------------------------------------------------------------------------------|-----------------|-----|------|
|                                                |             |                               |                                                                                      | Min             | Max |      |
| Serial clock cycle time                        | $t_{SCYC}$  | SCK0 to SCK3                  | Internal clock operation<br>output pins are<br>$C_L = 80\text{ pF} + 1\text{ TTL}$ . | $5 t_{CP}$      | —   | ns   |
| SCK $\downarrow \rightarrow$ SOT delay time    | $t_{SLOVI}$ | SCK0 to SCK3,<br>SOT0 to SOT3 |                                                                                      | -50             | +50 | ns   |
| Valid SIN $\rightarrow$ SCK $\uparrow$         | $t_{IVSHI}$ | SCK0 to SCK3,<br>SIN0 to SIN3 |                                                                                      | $t_{CP} + 80$   | —   | ns   |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | $t_{SHIXI}$ | SCK0 to SCK3,<br>SIN0 to SIN3 |                                                                                      | 0               | —   | ns   |
| SOT $\rightarrow$ SCK $\uparrow$ delay time    | $t_{SOVHI}$ | SCK0 to SCK3,<br>SOT0 to SOT3 |                                                                                      | $3 t_{CP} - 70$ | —   | ns   |

**Note:**


- $C_L$  is load capacity value of pins when testing.
- $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “Clock Timing”.



#### 11.4.11 Timer Related Resource Input Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0\text{ V}$ )


| Parameter         | Symbol     | Pin                         | Condition | Value      |     | Unit |
|-------------------|------------|-----------------------------|-----------|------------|-----|------|
|                   |            |                             |           | Min        | Max |      |
| Input pulse width | $t_{TIWH}$ | TIN0 to TIN3,<br>IN0 to IN7 | —         | $4 t_{CP}$ | —   | ns   |
|                   | $t_{TIWL}$ |                             |           |            |     |      |



#### 11.4.12 Timer Related Resource Output Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0.0\text{ V}$ )

| Parameter                                      | Symbol   | Pin                           | Condition | Value |     | Unit |
|------------------------------------------------|----------|-------------------------------|-----------|-------|-----|------|
|                                                |          |                               |           | Min   | Max |      |
| CLK $\uparrow \rightarrow T_{OUT}$ change time | $t_{TO}$ | TOT0 to TOT3,<br>PPG0 to PPGF | —         | 30    | —   | ns   |




### 11.8 Flash Memory Program/Erase Characteristics

| Parameter                            | Conditions                                             | Value |     |      | Unit          | Remarks                                     |
|--------------------------------------|--------------------------------------------------------|-------|-----|------|---------------|---------------------------------------------|
|                                      |                                                        | Min   | Typ | Max  |               |                                             |
| Sector erase time                    | $T_A = +25^{\circ}\text{C}$<br>$V_{CC} = 5.0\text{ V}$ | —     | 1   | 15   | s             | Excludes programming prior to erasure       |
| Chip erase time                      |                                                        | —     | 9   | —    | s             | Excludes programming prior to erasure       |
| Word (16-bit width) programming time |                                                        | —     | 16  | 3600 | $\mu\text{s}$ | Except for the over head time of the system |
| Program/Erase cycle                  | —                                                      | 10000 | —   | —    | cycle         |                                             |
| Flash Data Retention Time            | Average<br>$T_A = +85^{\circ}\text{C}$                 | 20    | —   | —    | year          | *                                           |

\* : This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at  $+85^{\circ}\text{C}$ ) .

## 14. Package Dimensions

|                                                                                                                                     |                                |                       |
|-------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------|
|  <p>100-pin plastic LQFP</p> <p>(FPT-100P-M20)</p> | Lead pitch                     | 0.50 mm               |
|                                                                                                                                     | Package width × package length | 14.0 mm × 14.0 mm     |
|                                                                                                                                     | Lead shape                     | Gullwing              |
|                                                                                                                                     | Sealing method                 | Plastic mold          |
|                                                                                                                                     | Mounting height                | 1.70 mm Max           |
|                                                                                                                                     | Weight                         | 0.65 g                |
|                                                                                                                                     | Code (Reference)               | P-LFQFP100-14×14-0.50 |

