



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-449e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-449e1</a>


## 2. Pin Assignments

- MB90341E(S), MB90342E(S), MB90F342E(S), MB90F345E(S), MB90346E(S), MB90F346E(S),  
 MB90347E(S), MB90F347E(S), MB90348E(S), MB90349E(S), MB90F349E(S)



(Continued)

(TOP VIEW)



(FPT-100P-M20)

\* : X0A, X1A : devices without an S suffix in the part number  
 P40, P4 : devices with an S suffix in the part number

Pin No.		Pin name	I/O Circuit type <sup>*3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
61	59	P84	F	General purpose I/O pin.
		SCK0		Clock I/O pin for UART0
		INT15R		External interrupt request input pin
62	60	P85	M	General purpose I/O pin.
		SIN1		Serial data input pin for UART1
63	61	P86	F	General purpose I/O pin.
		SOT1		Serial data output pin for UART1
64	62	P87	F	General purpose I/O pin.
		SCK1		Clock I/O pin for UART1
65	63	V <sub>CC</sub>	—	Power (3.5 V to 5.5 V) input pin
66	64	V <sub>SS</sub>	—	GND pin
67 to 70	65 to 68	P90 to P93	F	General purpose I/O pins
		PPG1, 3, 5, 7		Output pins for PPGs
71 to 74	69 to 72	P94 to P97	F	General purpose I/O pins
		OUT0 to OUT3		Waveform output pins for output compares. This function is enabled when the OCU enables waveform output.
75	73	PA0	F	General purpose I/O pin.
		RX0		RX input pin for CAN0 Interface
		INT8R		External interrupt request input pin
76	74	PA1	F	General purpose I/O pin.
		TX0		TX Output pin for CAN0
77 to 84	75 to 82	P00 to P07	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
		INT8 to INT15		External interrupt request input pins.
85	83	P10	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD08		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		TIN1		Event input pin for the reload timer

*(Continued)*

(Continued)

Pin No.		Pin name	I/O Circuit type <sup>*3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
96	94	P17	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD15		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
97 to 100	95 to 98	P20 to P23	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A16 to A19		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).
		PPG9,PPGB,PPGD,PPGF		Output pins for PPGs

1 : FPT-100P-M06

2 : FPT-100P-M20


3 : For I/O circuit type, refer to "I/O Circuit Type".

### 13. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the  $V_{CC}$  supply voltage operating range. Therefore, the  $V_{CC}$  supply voltage should be stabilized. For reference, the supply voltage should be controlled so that  $V_{CC}$  ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 MHz) fall below 10% of the standard  $V_{CC}$  supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

### 14. Port 0 to Port 3 Output During Power-on (External-bus Mode)

As shown below, when the power is turned on in External-Bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable irrespective of the reset input.



### 15. Notes on Using the CAN Function

To use the CAN function, please set the DIRECT bit of the CAN Direct Mode Register (CDMR) to 1.

### 16. Flash Security Function (except for MB90F346E)

A security bit is located in the area of the flash memory.

If protection code  $01_H$  is written in the security bit, the flash memory is in the protected state by security.

Therefore please do not write  $01_H$  in this address if you do not use the security function.

Refer to following table for the address of the security bit.

	Flash memory size	Address of the security bit
MB90F347E	Embedded 1 Mbit Flash Memory	$FE0001_H$
MB90F342E MB90F349E	Embedded 2 Mbits Flash Memory	$FC0001_H$
MB90F345E	Embedded 4 Mbits Flash Memory	$F80001_H$


### 17. Serial Communication


There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.

## 7. Memory Map





**Note:** An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address  $00C000_H$  is accessed, the data at  $FFC000_H$  in ROM is actually accessed.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

As a result, the image between  $FF8000_H$  and  $FFFFFF_H$  is visible in bank 00, while the image between  $FF0000_H$  and  $FF7FFF_H$  is visible only in bank FF.

Address	Register	Abbreviation	Access	Resource name	Initial value
000060 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W	16-bit Reload Timer 0	00000000 <sub>B</sub>
000061 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W		XXXX0000 <sub>B</sub>
000062 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W	16-bit Reload Timer 1	00000000 <sub>B</sub>
000063 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W		XXXX0000 <sub>B</sub>
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W		XXXX0000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W		XXXX0000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W	A/D Converter	000XXXX0 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W		0000000X <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R		00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R		XXXXXX00 <sub>B</sub>
00006C <sub>H</sub>	ADC Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	ADC Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Reserved				
00006F <sub>H</sub>	ROM Mirror Function Select	ROMM	W	ROM Mirror	XXXXXXXX1 <sub>B</sub>
000070 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Controller 0/1. Refer to " <a href="#">CAN Controllers</a> "				
000090 <sub>H</sub> to 00009A <sub>H</sub>	Reserved				
00009B <sub>H</sub>	DMA Descriptor Channel Specified Register	DCSR	R/W	DMA	00000000 <sub>B</sub>
00009C <sub>H</sub>	DMA Status L Register	DSRL	R/W		00000000 <sub>B</sub>
00009D <sub>H</sub>	DMA Status H Register	DSRH	R/W		00000000 <sub>B</sub>
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000 <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt Trigger/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Low-power Mode Control Register	LPMCR	W,R/W	Low Power Control Circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock Selection Register	CKSCR	R,R/W	Low Power Control Circuit	11111100 <sub>B</sub>
0000A2 <sub>H</sub> , 0000A3 <sub>H</sub>	Reserved				
0000A4 <sub>H</sub>	DMA Stop Status Register	DSSR	R/W	DMA	00000000 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007900 <sub>H</sub>	Reload Register L0	PRLLO	R/W	16-bit PPG 0/1	XXXXXXXX <sub>B</sub>
007901 <sub>H</sub>	Reload Register H0	PRLH0	R/W		XXXXXXXX <sub>B</sub>
007902 <sub>H</sub>	Reload Register L1	PRLL1	R/W		XXXXXXXX <sub>B</sub>
007903 <sub>H</sub>	Reload Register H1	PRLH1	R/W		XXXXXXXX <sub>B</sub>
007904 <sub>H</sub>	Reload Register L2	PRLL2	R/W	16-bit PPG 2/3	XXXXXXXX <sub>B</sub>
007905 <sub>H</sub>	Reload Register H2	PRLH2	R/W		XXXXXXXX <sub>B</sub>
007906 <sub>H</sub>	Reload Register L3	PRLL3	R/W		XXXXXXXX <sub>B</sub>
007907 <sub>H</sub>	Reload Register H3	PRLH3	R/W		XXXXXXXX <sub>B</sub>
007908 <sub>H</sub>	Reload Register L4	PRLL4	R/W	16-bit PPG 4/5	XXXXXXXX <sub>B</sub>
007909 <sub>H</sub>	Reload Register H4	PRLH4	R/W		XXXXXXXX <sub>B</sub>
00790A <sub>H</sub>	Reload Register L5	PRLL5	R/W		XXXXXXXX <sub>B</sub>
00790B <sub>H</sub>	Reload Register H5	PRLH5	R/W		XXXXXXXX <sub>B</sub>
00790C <sub>H</sub>	Reload Register L6	PRLL6	R/W	16-bit PPG 6/7	XXXXXXXX <sub>B</sub>
00790D <sub>H</sub>	Reload Register H6	PRLH6	R/W		XXXXXXXX <sub>B</sub>
00790E <sub>H</sub>	Reload Register L7	PRLL7	R/W		XXXXXXXX <sub>B</sub>
00790F <sub>H</sub>	Reload Register H7	PRLH7	R/W		XXXXXXXX <sub>B</sub>
007910 <sub>H</sub>	Reload Register L8	PRLL8	R/W	16-bit PPG 8/9	XXXXXXXX <sub>B</sub>
007911 <sub>H</sub>	Reload Register H8	PRLH8	R/W		XXXXXXXX <sub>B</sub>
007912 <sub>H</sub>	Reload Register L9	PRLL9	R/W		XXXXXXXX <sub>B</sub>
007913 <sub>H</sub>	Reload Register H9	PRLH9	R/W		XXXXXXXX <sub>B</sub>
007914 <sub>H</sub>	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX <sub>B</sub>
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>
007916 <sub>H</sub>	Reload Register LB	PRLLB	R/W		XXXXXXXX <sub>B</sub>
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W		XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit PPG E/F	XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
007921 <sub>H</sub>	Input Capture 0	IPCP0	R		XXXXXXXX <sub>B</sub>
007922 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>
007923 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007948 <sub>H</sub>	Timer 0/Reload 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX <sub>B</sub>
007949 <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794A <sub>H</sub>	Timer 1/Reload 1	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX <sub>B</sub>
00794B <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794C <sub>H</sub>	Timer 2/Reload 2	TMR2/TMRLR2	R/W	16-bit Reload Timer 2	XXXXXXXX <sub>B</sub>
00794D <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794E <sub>H</sub>	Timer 3/Reload 3	TMR3/TMRLR3	R/W	16-bit Reload Timer 3	XXXXXXXX <sub>B</sub>
00794F <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
007950 <sub>H</sub>	Serial Mode Register 3	SMR3	W,R/W	UART3	00000000 <sub>B</sub>
007951 <sub>H</sub>	Serial Control Register 3	SCR3	W,R/W		00000000 <sub>B</sub>
007952 <sub>H</sub>	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 <sub>B</sub>
007953 <sub>H</sub>	Serial Status Register 3	SSR3	R,R/W		00001000 <sub>B</sub>
007954 <sub>H</sub>	Extended Communication Control Register 3	ECCR3	R,W, R/W		000000XX <sub>B</sub>
007955 <sub>H</sub>	Extended Status Control Register	ESCR3	R/W		00000100 <sub>B</sub>
007956 <sub>H</sub>	Baud Rate Generator Register 30	BGR30	R/W		00000000 <sub>B</sub>
007957 <sub>H</sub>	Baud Rate Generator Register 31	BGR31	R/W		00000000 <sub>B</sub>
007958 <sub>H</sub>	Serial Mode Register 4	SMR4	W,R/W	UART4	00000000 <sub>B</sub>
007959 <sub>H</sub>	Serial Control Register 4	SCR4	W,R/W		00000000 <sub>B</sub>
00795A <sub>H</sub>	Reception/Transmission Data Register 4	RDR4/TDR4	R/W		00000000 <sub>B</sub>
00795B <sub>H</sub>	Serial Status Register 4	SSR4	R,R/W		00001000 <sub>B</sub>
00795C <sub>H</sub>	Extended Communication Control Register 4	ECCR4	R,W, R/W		000000XX <sub>B</sub>
00795D <sub>H</sub>	Extended Status Control Register	ESCR4	R/W		00000100 <sub>B</sub>
00795E <sub>H</sub>	Baud Rate Generator Register 40	BGR40	R/W		00000000 <sub>B</sub>
00795F <sub>H</sub>	Baud Rate Generator Register 41	BGR41	R/W		00000000 <sub>B</sub>
007960 <sub>H</sub> to 00796B <sub>H</sub>	Reserved				
00796C <sub>H</sub>	Clock Output Enable Register	CLKR	R/W	Clock Monitor	XXXX0000 <sub>B</sub>
00796D <sub>H</sub>	Reserved				
00796E <sub>H</sub>	CAN Direct Mode Register	CDMR	R/W	CAN Clock sync	XXXXXXXX0 <sub>B</sub>
00796F <sub>H</sub>	CAN Switch Register	CANSWR	R/W	CAN 0/1	XXXXXXXX00 <sub>B</sub>

*(Continued)*

**List of Message Buffers (DLC Registers and Data Registers) (1)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A60 <sub>H</sub>	007C60 <sub>H</sub>	DLC Register 0	DLR0	R/W	XXXXXXXX <sub>B</sub>
007A61 <sub>H</sub>	007C61 <sub>H</sub>				
007A62 <sub>H</sub>	007C62 <sub>H</sub>	DLC Register 1	DLR1	R/W	XXXXXXXX <sub>B</sub>
007A63 <sub>H</sub>	007C63 <sub>H</sub>				
007A64 <sub>H</sub>	007C64 <sub>H</sub>	DLC Register 2	DLR2	R/W	XXXXXXXX <sub>B</sub>
007A65 <sub>H</sub>	007C65 <sub>H</sub>				
007A66 <sub>H</sub>	007C66 <sub>H</sub>	DLC Register 3	DLR3	R/W	XXXXXXXX <sub>B</sub>
007A67 <sub>H</sub>	007C67 <sub>H</sub>				
007A68 <sub>H</sub>	007C68 <sub>H</sub>	DLC Register 4	DLR4	R/W	XXXXXXXX <sub>B</sub>
007A69 <sub>H</sub>	007C69 <sub>H</sub>				
007A6A <sub>H</sub>	007C6A <sub>H</sub>	DLC Register 5	DLR5	R/W	XXXXXXXX <sub>B</sub>
007A6B <sub>H</sub>	007C6B <sub>H</sub>				
007A6C <sub>H</sub>	007C6C <sub>H</sub>	DLC Register 6	DLR6	R/W	XXXXXXXX <sub>B</sub>
007A6D <sub>H</sub>	007C6D <sub>H</sub>				
007A6E <sub>H</sub>	007C6E <sub>H</sub>	DLC Register 7	DLR7	R/W	XXXXXXXX <sub>B</sub>
007A6F <sub>H</sub>	007C6F <sub>H</sub>				
007A70 <sub>H</sub>	007C70 <sub>H</sub>	DLC Register 8	DLR8	R/W	XXXXXXXX <sub>B</sub>
007A71 <sub>H</sub>	007C71 <sub>H</sub>				
007A72 <sub>H</sub>	007C72 <sub>H</sub>	DLC Register 9	DLR9	R/W	XXXXXXXX <sub>B</sub>
007A73 <sub>H</sub>	007C73 <sub>H</sub>				
007A74 <sub>H</sub>	007C74 <sub>H</sub>	DLC Register 10	DLR10	R/W	XXXXXXXX <sub>B</sub>
007A75 <sub>H</sub>	007C75 <sub>H</sub>				
007A76 <sub>H</sub>	007C76 <sub>H</sub>	DLC Register 11	DLR11	R/W	XXXXXXXX <sub>B</sub>
007A77 <sub>H</sub>	007C77 <sub>H</sub>				
007A78 <sub>H</sub>	007C78 <sub>H</sub>	DLC Register 12	DLR12	R/W	XXXXXXXX <sub>B</sub>
007A79 <sub>H</sub>	007C79 <sub>H</sub>				
007A7A <sub>H</sub>	007C7A <sub>H</sub>	DLC Register 13	DLR13	R/W	XXXXXXXX <sub>B</sub>
007A7B <sub>H</sub>	007C7B <sub>H</sub>				
007A7C <sub>H</sub>	007C7C <sub>H</sub>	DLC Register 14	DLR14	R/W	XXXXXXXX <sub>B</sub>
007A7D <sub>H</sub>	007C7D <sub>H</sub>				
007A7E <sub>H</sub>	007C7E <sub>H</sub>	DLC Register 15	DLR15	R/W	XXXXXXXX <sub>B</sub>
007A7F <sub>H</sub>	007C7F <sub>H</sub>				

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = AV <sub>CC</sub> <sup>*2</sup>
	AVRH, AVRL	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AV <sub>CC</sub> ≥ AVRL, AVRH ≥ AVRL
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	*3
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	*3
Maximum Clamp Current	I <sub>CLAMP</sub>	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	—	40	mA	*5
"L" level maximum output current	I <sub>OL</sub>	—	15	mA	*4, *6
"L" level average output current	I <sub>OLAV</sub>	—	4	mA	*4, *7
"L" level maximum overall output current	ΣI <sub>OL</sub>	—	100	mA	*4
"L" level average overall output current	ΣI <sub>OLAV</sub>	—	50	mA	*4, *8
"H" level maximum output current	I <sub>OH</sub>	—	-15	mA	*4, *6
"H" level average output current	I <sub>OHAV</sub>	—	-4	mA	*4, *7
"H" level maximum overall output current	ΣI <sub>OH</sub>	—	-100	mA	*4
"H" level average overall output current	ΣI <sub>OHAV</sub>	—	-50	mA	*4, *8
Power consumption	P <sub>D</sub>	—	450	mW	
Operating temperature	T <sub>A</sub>	-40	+105	°C	
Storage temperature	T <sub>STG</sub>	-55	+150	°C	

\*1: This parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = 0 V

\*2: Set AV<sub>CC</sub> and V<sub>CC</sub> to the same voltage. Make sure that AV<sub>CC</sub> does not exceed V<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> when the power is switched on.

\*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.

\*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0, PA1

\*5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47,

P50 to P57 (Evaluation device : P50 to P55), P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1

• Use within recommended operating conditions.

• Use with DC voltage (current)

• The +B signal should always be applied by using a limiting resistance placed between the +B signal and the microcontroller.

• The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed the rated value, either instantaneously or for prolonged periods.

• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.

(Continued)

### 11.3 DC Characteristics

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage (At $V_{CC} = 5 \text{ V} \pm 10\%$ )	$V_{IHS}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P85)
	$V_{IHA}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if Automotive input levels are selected
	$V_{IHT}$	—	—	2.0	—	$V_{CC} + 0.3$	V	Port inputs if TTL input levels are selected
	$V_{IHS}$	—	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	P12, P50, P82, P85 inputs if CMOS input levels are selected
	$V_{IHI}$	—	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	$V_{IHR}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{IHM}$	—	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	MD input pin
Input L voltage (At $V_{CC} = 5 \text{ V} \pm 10\%$ )	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P85)
	$V_{ILA}$	—	—	$V_{SS} - 0.3$	—	0.5 $V_{CC}$	V	Port inputs if Automotive input levels are selected
	$V_{ILT}$	—	—	$V_{SS} - 0.3$	—	0.8	V	Port inputs if TTL input levels are selected
	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	P12, P50, P82, P85 inputs if CMOS input levels are selected
	$V_{ILI}$	—	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	$V_{ILR}$	—	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{ILM}$	—	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	MD input pin
Output H voltage	$V_{OH}$	Normal outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output H voltage	$V_{OHI}$	$I^2\text{C}$ current outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -3.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output L voltage	$V_{OL}$	Normal outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Output L voltage	$V_{OLI}$	$I^2\text{C}$ current outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 3.0 \text{ mA}$	—	—	0.4	V	


(Continued)

**11.4.9 LIN-UART0/1/2/3**
**■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0**
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	5 $t_{CP}$	—	ns
SCK $\downarrow$ $\rightarrow$ SOT delay time	$t_{SLOVI}$	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSHI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK $\uparrow$ $\rightarrow$ Valid SIN hold time	$t_{SHIXI}$	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
Serial clock "L" pulse width	$t_{SHSL}$	SCK0 to SCK3	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	$3 t_{CP} - t_R$	—	ns
Serial clock "H" pulse width	$t_{SLSH}$	SCK0 to SCK3		$t_{CP} + 10$	—	ns
SCK $\downarrow$ $\rightarrow$ SOT delay time	$t_{SLOVE}$	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSHE}$	SCK0 to SCK3, SIN0 to SIN3		30	—	ns
SCK $\uparrow$ $\rightarrow$ Valid SIN hold time	$t_{SHIXE}$	SCK0, SCK1, SIN0 to SIN3		$t_{CP} + 30$	—	ns
SCK fall time	$t_F$	SCK0 to SCK3		—	10	ns
SCK rise time	$t_R$	SCK0 to SCK3		—	10	ns

**Note:**

- AC characteristic in CLK synchronized mode.
- $C_L$  is load capacity value of pins when testing.
- $t_{CP}$  is internal operating clock cycle time (machine clock). Refer to "(1) Clock Timing".

**• Internal Shift Clock Mode**


### 11.5 A/D Converter


( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $3.0 \text{ V} \leq \text{AVRH} - \text{AVRL}$ ,  $\text{V}_{CC} = \text{AV}_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $\text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero reading voltage	$V_{OT}$	AN0 to AN23	AVRL — $1.5 \times \text{LSB}$	AVRL + $0.5 \times \text{LSB}$	AVRL + $2.5 \times \text{LSB}$	V	
Full scale reading voltage	$V_{FST}$	AN0 to AN23	AVRH — $3.5 \times \text{LSB}$	AVRH — $1.5 \times \text{LSB}$	AVRH + $0.5 \times \text{LSB}$	V	
Compare time	—	—	1.0 2.0	—	16500	$\mu\text{s}$	4.5 $\text{V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ 4.0 $\text{V} \leq \text{AV}_{CC} < 4.5 \text{ V}$
Sampling time	—	—	0.5 1.2	—	$\infty$	$\mu\text{s}$	4.5 $\text{V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ 4.0 $\text{V} \leq \text{AV}_{CC} < 4.5 \text{ V}$
Analog port input current	$I_{AIN}$	AN0 to AN23	-0.3	—	+0.3	$\mu\text{A}$	
Analog input voltage range	$V_{AIN}$	AN0 to AN23	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	$\text{AV}_{CC}$	V	
	—	AVRL	0	—	AVRH - 2.7	V	
Power supply current	$I_A$	$\text{AV}_{CC}$	—	3.5	7.5	mA	
	$I_{AH}$	$\text{AV}_{CC}$	—	—	5	$\mu\text{A}$	*
Reference voltage current	$I_R$	AVRH	—	600	900	$\mu\text{A}$	
	$I_{RH}$	AVRH	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN23	—	—	4	LSB	


\*: If the A/D convertor is not operating, a current when CPU is stopped is applicable ( $\text{V}_{CC} = \text{AV}_{CC} = \text{AVRH} = 5.0 \text{ V}$ ).

Note: : The accuracy gets worse as  $|\text{AVRH} - \text{AVRL}|$  becomes smaller.

■ MB90F342E, MB90F342ES, MB90F342CE, MB90F342CES



■ MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES



### 13. Ordering Information


Part number	Package	Remarks
MB90F342EPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F342ESPF		
MB90F342CEPF		
MB90F342CESPF		
MB90F342EPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F342ESPMC		
MB90F342CEPMC		
MB90F342CESPMC		
MB90F345EPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F345ESPF		
MB90F345CEPF		
MB90F345CESPF		
MB90F345EPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F345ESPMC		
MB90F345CEPMC		
MB90F345CESPMC		
MB90F346EPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F346ESPF		
MB90F346CEPF		
MB90F346CESPF		
MB90F346EPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F346ESPMC		
MB90F346CEPMC		
MB90F346CESPMC		

*(Continued)*

(Continued)

Part number	Package	Remarks
MB90346EPF		
MB90346ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90346CEPF		
MB90346CESPF		
MB90346EPMC		
MB90346ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90346CEPMC		
MB90346CESPMC		
MB90347EPF		
MB90347ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90347CEPF		
MB90347CESPF		
MB90347EPMC		
MB90347ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90347CEPMC		
MB90347CESPMC		
MB90348EPF		
MB90348ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90348CEPF		
MB90348CESPF		
MB90348EPMC		
MB90348ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90348CEPMC		
MB90348CESPMC		
MB90349EPF		
MB90349ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90349CEPF		
MB90349CESPF		
MB90349EPMC		
MB90349ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90349CEPMC		
MB90349CESPMC		
MB90V340E-101CR	299-pin ceramic PGA (PGA-299C-A01)	
MB90V340E-102CR		For evaluation

(Continued)

100-pin plastic QFP  (FPT-100P-M06)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>0.65 mm</td></tr> <tr> <td>Package width × package length</td><td>14.00 × 20.00 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>3.35 mm MAX</td></tr> <tr> <td>Code (Reference)</td><td>P-QFP100-14×20-0.65</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	0.65 mm	Package width × package length	14.00 × 20.00 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	3.35 mm MAX	Code (Reference)	P-QFP100-14×20-0.65		
Lead pitch	0.65 mm														
Package width × package length	14.00 × 20.00 mm														
Lead shape	Gullwing														
Sealing method	Plastic mold														
Mounting height	3.35 mm MAX														
Code (Reference)	P-QFP100-14×20-0.65														

