



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-547e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-547e1</a>

- MB90341CE(S), MB90342CE(S), MB90F342CE(S), MB90F345CE(S), MB90346CE(S), MB90F346CE(S), MB90347CE(S), MB90F347CE(S), MB90348CE(S), MB90349CE(S), MB90F349CE(S)

(TOP VIEW)



(Continued)

Pin No.		Pin name	I/O Circuit type <sup>*3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
9	7	P34	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare.
10	8	P35	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare.
11	9	P36	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
		RDY		External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare.
12	10	P37	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
		CLK		Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7		Waveform output pin for output compare
13, 14	11, 12	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)
		X0A, X1A	B	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)
15	13	V <sub>CC</sub>	—	Power (3.5 V to 5.5 V) input pin
16	14	V <sub>SS</sub>	—	GND pin
17	15	C	K	This is the power supply stabilization capacitor. This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 μF.
18	16	P42	F	General purpose I/O pin.
		IN6		Trigger input pin for input capture.
		RX1		RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)
		INT9R		External interrupt request input pin


(Continued)

Pin No.		Pin name	I/O Circuit type <sup>*3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
86	84	P11	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD09		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		TOT1		Output pin for the reload timer
87	85	P12	N	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD10		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		SIN3		Serial data input pin for UART3
		INT11R		External interrupt request input pin
88	86	P13	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD11		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		SOT3		Serial data output pin for UART3
89	87	P14	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD12		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		SCK3		Clock I/O pin for UART3
90	88	V <sub>CC</sub>	—	Power (3.5 V to 5.5 V) input pin
91	89	V <sub>SS</sub>	—	GND pin
92	90	X1	A	Main clock output pin
93	91	X0		Main clock input pin
94	92	P15	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD13		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
95	93	P16	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD14		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.


*(Continued)*


## 6. Block Diagrams

■ MB90V340E-101/102



## 7. Memory Map





**Note:** An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address  $00C000_H$  is accessed, the data at  $FFC000_H$  in ROM is actually accessed.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

As a result, the image between  $FF8000_H$  and  $FFFFFF_H$  is visible in bank 00, while the image between  $FF0000_H$  and  $FF7FFF_H$  is visible only in bank FF.

Address	Register	Abbreviation	Access	Resource name	Initial value
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		XXXXXXXX <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007928 <sub>H</sub>	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
007929 <sub>H</sub>	Input Capture 4	IPCP4	R		XXXXXXXX <sub>B</sub>
00792A <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792B <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792C <sub>H</sub>	Input Capture 6	IPCP6	R	Input Capture 6/7	XXXXXXXX <sub>B</sub>
00792D <sub>H</sub>	Input Capture 6	IPCP6	R		XXXXXXXX <sub>B</sub>
00792E <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
00792F <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
007930 <sub>H</sub>	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
007931 <sub>H</sub>	Output Compare 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
007932 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007933 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007934 <sub>H</sub>	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
007935 <sub>H</sub>	Output Compare 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
007936 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007937 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007938 <sub>H</sub>	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
007939 <sub>H</sub>	Output Compare 4	OCCP4	R/W		XXXXXXXX <sub>B</sub>
00793A <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793B <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793C <sub>H</sub>	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX <sub>B</sub>
00793D <sub>H</sub>	Output Compare 6	OCCP6	R/W		XXXXXXXX <sub>B</sub>
00793E <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
00793F <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	Free-run Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		0XXXXXXX <sub>B</sub>
007944 <sub>H</sub>	Timer Data 1	TCDT1	R/W	Free-run Timer 1	00000000 <sub>B</sub>
007945 <sub>H</sub>	Timer Data 1	TCDT1	R/W		00000000 <sub>B</sub>
007946 <sub>H</sub>	Timer Control Status 1	TCCSL1	R/W		00000000 <sub>B</sub>
007947 <sub>H</sub>	Timer Control Status 1	TCCSH1	R/W		0XXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007948 <sub>H</sub>	Timer 0/Reload 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX <sub>B</sub>
007949 <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794A <sub>H</sub>	Timer 1/Reload 1	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX <sub>B</sub>
00794B <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794C <sub>H</sub>	Timer 2/Reload 2	TMR2/TMRLR2	R/W	16-bit Reload Timer 2	XXXXXXXX <sub>B</sub>
00794D <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794E <sub>H</sub>	Timer 3/Reload 3	TMR3/TMRLR3	R/W	16-bit Reload Timer 3	XXXXXXXX <sub>B</sub>
00794F <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
007950 <sub>H</sub>	Serial Mode Register 3	SMR3	W,R/W	UART3	00000000 <sub>B</sub>
007951 <sub>H</sub>	Serial Control Register 3	SCR3	W,R/W		00000000 <sub>B</sub>
007952 <sub>H</sub>	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 <sub>B</sub>
007953 <sub>H</sub>	Serial Status Register 3	SSR3	R,R/W		00001000 <sub>B</sub>
007954 <sub>H</sub>	Extended Communication Control Register 3	ECCR3	R,W, R/W		000000XX <sub>B</sub>
007955 <sub>H</sub>	Extended Status Control Register	ESCR3	R/W		00000100 <sub>B</sub>
007956 <sub>H</sub>	Baud Rate Generator Register 30	BGR30	R/W		00000000 <sub>B</sub>
007957 <sub>H</sub>	Baud Rate Generator Register 31	BGR31	R/W		00000000 <sub>B</sub>
007958 <sub>H</sub>	Serial Mode Register 4	SMR4	W,R/W	UART4	00000000 <sub>B</sub>
007959 <sub>H</sub>	Serial Control Register 4	SCR4	W,R/W		00000000 <sub>B</sub>
00795A <sub>H</sub>	Reception/Transmission Data Register 4	RDR4/TDR4	R/W		00000000 <sub>B</sub>
00795B <sub>H</sub>	Serial Status Register 4	SSR4	R,R/W		00001000 <sub>B</sub>
00795C <sub>H</sub>	Extended Communication Control Register 4	ECCR4	R,W, R/W		000000XX <sub>B</sub>
00795D <sub>H</sub>	Extended Status Control Register	ESCR4	R/W		00000100 <sub>B</sub>
00795E <sub>H</sub>	Baud Rate Generator Register 40	BGR40	R/W		00000000 <sub>B</sub>
00795F <sub>H</sub>	Baud Rate Generator Register 41	BGR41	R/W		00000000 <sub>B</sub>
007960 <sub>H</sub> to 00796B <sub>H</sub>	Reserved				
00796C <sub>H</sub>	Clock Output Enable Register	CLKR	R/W	Clock Monitor	XXXX0000 <sub>B</sub>
00796D <sub>H</sub>	Reserved				
00796E <sub>H</sub>	CAN Direct Mode Register	CDMR	R/W	CAN Clock sync	XXXXXXXX0 <sub>B</sub>
00796F <sub>H</sub>	CAN Switch Register	CANSWR	R/W	CAN 0/1	XXXXXXXX00 <sub>B</sub>

*(Continued)*

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0079E0 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W	Address Match Detection 0	XXXXXXXX <sub>B</sub>
0079E1 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
0079E2 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
0079E3 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E4 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E5 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E6 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E7 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E8 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E9 <sub>H</sub> to 0079EF <sub>H</sub>	Reserved				
0079F0 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W	Address Match Detection 1	XXXXXXXX <sub>B</sub>
0079F1 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W		XXXXXXXX <sub>B</sub>
0079F2 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W		XXXXXXXX <sub>B</sub>
0079F3 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F4 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F5 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F6 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F7 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F8 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F9 <sub>H</sub> to 0079FF <sub>H</sub>	Reserved				
007A00 <sub>H</sub> to 007AFF <sub>H</sub>	Reserved for CAN Controller 0. Refer to " <a href="#">CAN Controllers</a> "				
007B00 <sub>H</sub> to 007BFF <sub>H</sub>	Reserved for CAN Controller 0. Refer to " <a href="#">CAN Controllers</a> "				
007C00 <sub>H</sub> to 007CFF <sub>H</sub>	Reserved for CAN Controller 1. Refer to " <a href="#">CAN Controllers</a> "				
007D00 <sub>H</sub> to 007DFF <sub>H</sub>	Reserved for CAN Controller 1. Refer to " <a href="#">CAN Controllers</a> "				
007E00 <sub>H</sub> to 007FFF <sub>H</sub>	Reserved				

- Note:**
- Initial value of "X" represents unknown value.
  - Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

## 9. CAN Controllers

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
- Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
- 29-bit ID and 8-byte data
- Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
- Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

**List of Control Registers (1)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
000070 <sub>H</sub>	000080 <sub>H</sub>	Message Buffer Valid Register	BVALR	R/W	00000000 <sub>B</sub>
000071 <sub>H</sub>	000081 <sub>H</sub>				00000000 <sub>B</sub>
000072 <sub>H</sub>	000082 <sub>H</sub>	Transmit Request Register	TREQR	R/W	00000000 <sub>B</sub>
000073 <sub>H</sub>	000083 <sub>H</sub>				00000000 <sub>B</sub>
000074 <sub>H</sub>	000084 <sub>H</sub>	Transmit Cancel Register	TCANR	W	00000000 <sub>B</sub>
000075 <sub>H</sub>	000085 <sub>H</sub>				00000000 <sub>B</sub>
000076 <sub>H</sub>	000086 <sub>H</sub>	Transmission Complete Register	TCR	R/W	00000000 <sub>B</sub>
000077 <sub>H</sub>	000087 <sub>H</sub>				00000000 <sub>B</sub>
000078 <sub>H</sub>	000088 <sub>H</sub>	Receive Complete Register	RCR	R/W	00000000 <sub>B</sub>
000079 <sub>H</sub>	000089 <sub>H</sub>				00000000 <sub>B</sub>
00007A <sub>H</sub>	00008A <sub>H</sub>	Remote Request Receiving Register	RRTRR	R/W	00000000 <sub>B</sub>
00007B <sub>H</sub>	00008B <sub>H</sub>				00000000 <sub>B</sub>
00007C <sub>H</sub>	00008C <sub>H</sub>	Receive Overrun Register	ROVRR	R/W	00000000 <sub>B</sub>
00007D <sub>H</sub>	00008D <sub>H</sub>				00000000 <sub>B</sub>
00007E <sub>H</sub>	00008E <sub>H</sub>	Reception Interrupt Enable Register	RIER	R/W	00000000 <sub>B</sub>
00007F <sub>H</sub>	00008F <sub>H</sub>				00000000 <sub>B</sub>

## 10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	EI <sup>2</sup> OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
Reset	N	—	#08	FFFFFDCH	—	—
INT9 instruction	N	—	#09	FFFFFD8H	—	—
Exception	N	—	#10	FFFFFD4H	—	—
CAN 0 RX	N	—	#11	FFFFD0H	ICR00	0000B0H
CAN 0 TX/NS	N	—	#12	FFFFFCCH		
CAN 1 RX / Input Capture 6	Y1	—	#13	FFFFC8H	ICR01	0000B1H
CAN 1 TX/NS / Input Capture 7	Y1	—	#14	FFFFC4H		
CAN 2 RX / I <sup>2</sup> C0	N	—	#15	FFFFC0H	ICR02	0000B2H
CAN 2 TX/NS	N	—	#16	FFFFBCCH		
16-bit Reload Timer 0	Y1	0	#17	FFFFB8H	ICR03	0000B3H
16-bit Reload Timer 1	Y1	1	#18	FFFFB4H		
16-bit Reload Timer 2	Y1	2	#19	FFFFB0H	ICR04	0000B4H
16-bit Reload Timer 3	Y1	—	#20	FFFFACCH		
PPG 0/1/4/5	N	—	#21	FFFFA8H	ICR05	0000B5H
PPG 2/3/6/7	N	—	#22	FFFFA4H		
PPG 8/9/C/D	N	—	#23	FFFFA0H	ICR06	0000B6H
PPG A/B/E/F	N	—	#24	FFFF9CH		
Time Base Timer	N	—	#25	FFFF98H	ICR07	0000B7H
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94H		
Watch Timer	N	—	#27	FFFF90H	ICR08	0000B8H
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8CH		
A/D Converter	Y1	5	#29	FFFF88H	ICR09	0000B9H
Free-run Timer 0 / Free-run Timer 1	N	—	#30	FFFF84H		
Input Capture 4/5 / I <sup>2</sup> C1	Y1	6	#31	FFFF80H	ICR10	0000BAH
Output Compare 0/1/4/5	Y1	7	#32	FFFF7CH		
Input Capture 0 to 3	Y1	8	#33	FFFF78H	ICR11	0000BBH
Output Compare 2/3/6/7	Y1	9	#34	FFFF74H		
UART 0 RX	Y2	10	#35	FFFF70H	ICR12	0000BCH
UART 0 TX	Y1	11	#36	FFFF6CH		
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68H	ICR13	0000BDH
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64H		

(Continued)

## 11.4 AC Characteristics

### 11.4.1 Clock Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$f_C$	X0, X1	3	—	16	MHz	When using an oscillation circuit
			4	—	16	MHz	PLL multiplied by 1 When using an oscillation circuit
			4	—	12	MHz	PLL multiplied by 2 When using an oscillation circuit
			4	—	8	MHz	PLL multiplied by 3 When using an oscillation circuit
			4	—	6	MHz	PLL multiplied by 4 When using an oscillation circuit
			—	—	4	MHz	PLL multiplied by 6 When using an oscillation circuit
			3	—	24	MHz	When using an external clock*
	$f_{CL}$	X0A, X1A	—	32.768	100	kHz	
Clock cycle time	$t_{CYL}$	X0, X1	62.5	—	333	ns	When using an oscillation circuit
		X0, X1	41.67	—	333	ns	When using an external clock
	$t_{CYLL}$	X0A, X1A	10	30.5	—	$\mu\text{s}$	
Input clock pulse width	$P_{WH}, P_{WL}$	X0	10	—	—	ns	Duty ratio is about 30% to 70%.
	$P_{WHL}, P_{WLL}$	X0A	5	15.2	—	$\mu\text{s}$	
Input clock rise and fall time	$t_{CR}, t_{CF}$	X0	—	—	5	ns	When using external clock
Internal operating clock frequency (machine clock)	$f_{CP}$	—	1.5	—	24	MHz	When using main clock
	$f_{CPL}$	—	—	8.192	50	kHz	When using sub clock
Internal operating clock cycle time (machine clock)	$t_{CP}$	—	41.67	—	666	ns	When using main clock
	$t_{CPL}$	—	20	122.1	—	$\mu\text{s}$	When using sub clock

\* : When selecting the PLL clock, the range of clock frequency is limited. Use this product within the range as mentioned in "Relation between the external clock frequency and machine clock frequency".


#### 11.4.3 Power On Reset

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Power on rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power off time	$t_{OFF}$	$V_{CC}$	—	1	—	ms	Waiting time until power-on



**Note:** : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.




#### 11.4.4 Clock Output Timing


( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $f_{CP} \leq 24 \text{ MHz}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	—	62.5	—	ns	$f_{CP} = 16 \text{ MHz}$
				41.67	—	ns	$f_{CP} = 24 \text{ MHz}$
$\text{CLK} \uparrow \rightarrow \text{CLK} \downarrow$	$t_{CHCL}$	CLK	—	20	—	ns	$f_{CP} = 16 \text{ MHz}$
				13	—	ns	$f_{CP} = 24 \text{ MHz}$

- Internal Shift Clock Mode



- External Shift Clock Mode



**11.4.13 I<sup>2</sup>C Timing**
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V})$ 


Parameter	Symbol	Condition	Standard-mode		Fast-mode* <sup>1</sup>		Unit
			Min	Max	Min	Max	
SCL clock frequency	$f_{SCL}$	$R = 1.7 \text{ k}\Omega$ $C = 50 \text{ pF}$ <sup>2</sup>	0	100	0	400	kHz
Hold time (repeated) START condition $SDA \downarrow \rightarrow SCL \downarrow$	$t_{HDSTA}$		4.0	—	0.6	—	$\mu\text{s}$
"L" width of the SCL clock	$t_{LOW}$		4.7	—	1.3	—	$\mu\text{s}$
"H" width of the SCL clock	$t_{HIGH}$		4.0	—	0.6	—	$\mu\text{s}$
Set-up time (repeated) START condition $SCL \uparrow \rightarrow SDA \downarrow$	$t_{SUSTA}$		4.7	—	0.6	—	$\mu\text{s}$
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	$t_{HDDAT}$		0	$3.45^{\ast 3}$	0	$0.9^{\ast 4}$	$\mu\text{s}$
Data set-up time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	$t_{SUDAT}$		250	—	100	—	ns
Set-up time for STOP condition $SCL \uparrow \rightarrow SDA \uparrow$	$t_{SUSTO}$		4.0	—	0.6	—	$\mu\text{s}$
Bus free time between a STOP and START condition	$t_{BUS}$		4.7	—	1.3	—	$\mu\text{s}$

\*1:For use at over 100 kHz, set the machine clock to at least 6 MHz.

\*2:R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.

\*3:The maximum  $t_{HDDAT}$  meets the requirement that it does not extend the "L" width ( $t_{LOW}$ ) of the SCL signal.

\*4:A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SUDAT} \geq 250$  ns must then be met.



### 11.5 A/D Converter


( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $3.0 \text{ V} \leq \text{AVRH} - \text{AVRL}$ ,  $\text{V}_{CC} = \text{AV}_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $\text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero reading voltage	$V_{OT}$	AN0 to AN23	AVRL — $1.5 \times \text{LSB}$	AVRL + $0.5 \times \text{LSB}$	AVRL + $2.5 \times \text{LSB}$	V	
Full scale reading voltage	$V_{FST}$	AN0 to AN23	AVRH — $3.5 \times \text{LSB}$	AVRH — $1.5 \times \text{LSB}$	AVRH + $0.5 \times \text{LSB}$	V	
Compare time	—	—	1.0 2.0	—	16500	$\mu\text{s}$	4.5 V $\leq \text{AV}_{CC} \leq 5.5$ V 4.0 V $\leq \text{AV}_{CC} < 4.5$ V
Sampling time	—	—	0.5 1.2	—	$\infty$	$\mu\text{s}$	4.5 V $\leq \text{AV}_{CC} \leq 5.5$ V 4.0 V $\leq \text{AV}_{CC} < 4.5$ V
Analog port input current	$I_{AIN}$	AN0 to AN23	-0.3	—	+0.3	$\mu\text{A}$	
Analog input voltage range	$V_{AIN}$	AN0 to AN23	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	$\text{AV}_{CC}$	V	
	—	AVRL	0	—	AVRH - 2.7	V	
Power supply current	$I_A$	$\text{AV}_{CC}$	—	3.5	7.5	mA	
	$I_{AH}$	$\text{AV}_{CC}$	—	—	5	$\mu\text{A}$	*
Reference voltage current	$I_R$	AVRH	—	600	900	$\mu\text{A}$	
	$I_{RH}$	AVRH	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN23	—	—	4	LSB	

\*: If the A/D convertor is not operating, a current when CPU is stopped is applicable ( $\text{V}_{CC} = \text{AV}_{CC} = \text{AVRH} = 5.0 \text{ V}$ ).

Note: : The accuracy gets worse as  $|\text{AVRH} - \text{AVRL}|$  becomes smaller.

(Continued)



### 11.7 Notes on A/D Converter Section

Use the device with external circuits of the following output impedance for analog inputs :

Recommended output impedance of external circuits are : Approx.  $1.5 \text{ k}\Omega$  or lower ( $4.0 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$ , sampling period =  $0.5 \mu\text{s}$ )


If an external capacitor is used, in consideration of the capacitive voltage dividing effect between the external capacitor and the internal on-chip capacitor, it is recommended that the capacitance of the external capacitor be several thousand times greater than the capacitance of the internal capacitor.

### 11.8 Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	1	15	s	Excludes programming prior to erasure
Chip erase time		—	9	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	16	3600	$\mu\text{s}$	Except for the over head time of the system
Program/Erase cycle	—	10000	—	—	cycle	
Flash Data Retention Time	Average $T_A = +85^\circ\text{C}$	20	—	—	year	*

\* : This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at  $+85^\circ\text{C}$ ) .

■ MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES



Part number	Package	Remarks
MB90F347EPF		
MB90F347ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F347CEPF		
MB90F347CESPF		
MB90F347EPMC		
MB90F347ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F347CEPMC		
MB90F347CESPMC		
MB90F349EPF		
MB90F349ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F349CEPF		
MB90F349CESPF		
MB90F349EPMC		
MB90F349ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F349CEPMC		
MB90F349CESPMC		
MB90341EPF		
MB90341ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90341CEPF		
MB90341CESPF		
MB90341EPMC		
MB90341ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90341CEPMC		
MB90341CESPMC		
MB90342EPF		
MB90342ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90342CEPF		
MB90342CESPF		
MB90342EPMC		
MB90342ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90342CEPMC		
MB90342CESPMC		

*(Continued)*