





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-583e1



Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)						
A/D Converter	24 input channels	Devices with a C suffix in the part number Devices without a C suffix in the part number	: 24 channels er : 16 channels						
AB CONVERCE		s include sample time (per one channel)							
16-bit Reload Timer (4 channels)	Operation clock frequency Supports External Event (	y: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine of Count function	clock frequency)						
16-bit Free-run Timer (2 channels)	Operation clock freq. : fsy (fsys = Machine clock free Free-run Timer 0 (clock in	en the output compare finds a match s, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fs	U 0/1/2/3						
16-bit Output Compare (8 channels)		gnal when one of the 16-bit free-run timer ma es can be used to generate an output signal.	tches the output compare register						
16-bit Input Capture (8 channels)		Captures the value of the 16-bit free-run timer and generates an interrupt when triggered by a pin input (rising edge, falling edge, or both rising and falling edges).							
8/16-bit	8 channels (16-bit) /16 channels (16-bit) /1	ers ers for L pulse width							
Programmable Pulse Generator	8-bit prescaler plus 8-bit Operating clock freq. : fsy-	ters can be configured as one 16-bit reload o							
	3 channels	2 channels : MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	2 channels: MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S) 1 channel: MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)						
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps								




Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90349CE(S), MB90349E(S), MB90349CE(S)				
External Interrupt (16 channels)		falling edge, starting up by H/L level input, e services (El <sup>2</sup> OS) and DMA	xternal interrupt,				
D/A Converter	2 channels						
Sub clock (maximum 100 kHz)	Only for MB90V340E-102	Devices with sub clock : devices without a Devices without sub clock : devices with an	•				
I/O Ports	All ports are push-pull ou Bit-wise settable as input Can be configured 8 as C	can be used as general purpose I/O port tputs /output or peripheral signal CMOS schmitt trigger/ automotive inputs (in b or external bus (32-pin only for external bus)	olocks of 8 pins)				
Flash Memory		Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 cycles Data retention time: 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346E(S) and MB90F346CE (S))					

 $<sup>^{\</sup>star}$  : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01-E) is used. Please refer to the Emulator operation manual for details.



# 2. Pin Assignments

■ MB90341E(S), MB90342E(S), MB90F342E(S), MB90F345E(S), MB90346E(S), MB90F346E(S), MB90347E(S), MB90F347E(S), MB90348E(S), MB90349E(S), MB90F349E(S)





Pin No.			I/O						
QFP100* <sup>1</sup>	LQFP100* <sup>2</sup>	Pin name	Circuit type*3	Function  Conoral purpose I/O pin. The register can be set to select whether to use					
	_	P34		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.					
9	7	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.					
		OUT4		Waveform output pin for output compare.					
		P35	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.					
10	8	HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.					
		OUT5		Waveform output pin for output compare.					
		P36	_	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.					
11	9	RDY	G	External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.					
		OUT6		Waveform output pin for output compare.					
	P37			General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.					
12	10	CLK	G	Clock output pin. This function is enabled when both the external bus and clock output are enabled.					
		OUT7	1	Waveform output pin for output compare					
40.44	44.40	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)					
13, 14	11, 12	X0A, X1A	В	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)					
15	13	V <sub>CC</sub>	_	Power (3.5 V to 5.5 V) input pin					
16	14	V <sub>SS</sub>		GND pin					
17	15	С	К	This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 $\mu$ F.					
		P42		General purpose I/O pin.					
		IN6	]_	Trigger input pin for input capture.					
18	16	RX1	]F	RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)					
		INT9R		External interrupt request input pin					



Pin No.			I/O					
QFP100* <sup>1</sup>	LQFP100*2	Pin name	Circuit type*3	Function				
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> .				
34	32	AVRL	K	Lower reference voltage input pin for the A/D Converter				
35	33	AV <sub>SS</sub>	K	Analog GND pin for the A/D Converter				
		P60 to P67		General purpose I/O pins.				
36 to 43	34 to 41	AN0 to AN7	],	Analog input pins for the A/D converter				
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs				
44	42	$V_{SS}$		GND pin				
		P70 to P75		General purpose I/O pins.				
45 to 50	43 to 48	AN16 to AN21	I	Analog input pins for the A/D converter (devices with a C suffix in the part number)				
		INT0 to INT5		External interrupt request input pins				
51	49	MD2	D	Input pin for specifying the operating mode.				
52, 53	50, 51	MD1, MD0	С	Input pins for specifying the operating mode.				
54	52	RST	E	Reset input pin				
		P76, P77		General purpose I/O pins.				
55, 56	53, 54	AN22, AN23	ı	Analog input pins for the A/D converter (devices with a C suffix in the part number)				
		INT6, INT7		External interrupt request input pins				
		P80		General purpose I/O pin.				
57	55	TIN0	]	Event input pin for the reload timer				
57	55	ADTG	<b>-</b>	Trigger input pin for the A/D converter				
		INT12R		External interrupt request input pin				
		P81		General purpose I/O pin.				
58	56	ТОТ0	] F	Output pin for the reload timer				
30	56	СКОТ	<b>-</b>	Output pin for the clock monitor				
		INT13R		External interrupt request input pin				
		P82		General purpose I/O pin.				
50	E 7	SIN0	] <sub>M</sub>	Serial data input pin for UART0				
59 57		TIN2	] IVI	Event input pin for the reload timer				
		INT14R		External interrupt request input pin				
		P83		General purpose I/O pin.				
60	58	SOT0	F	Serial data output pin for UART0				
		TOT2		Output pin for the reload timer				



Pir	ı No.		I/O						
QFP100*1	LQFP100*2	Pin name	Circuit type*3						
		P11		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.					
86	84 AD09		G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.					
		TOT1		Output pin for the reload timer					
		P12		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.					
87	85	AD10	N	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.					
		SIN3		Serial data input pin for UART3					
		INT11R	1	External interrupt request input pin					
	P13			General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.					
88	86	AD11	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.					
		SOT3	1	Serial data output pin for UART3					
		P14		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.					
89	87	AD12	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.					
		SCK3		Clock I/O pin for UART3					
90	88	V <sub>CC</sub>	_	Power (3.5 V to 5.5 V) input pin					
91	89	V <sub>SS</sub>		GND pin					
92	90	X1	Α	Main clock output pin					
93	91	X0	7^	Main clock input pin					
94	92	P15	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.					
		AD13		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.					
95	93	P16	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.					
		AD14		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.					



# 5. Handling Devices

#### 1. Preventing latch-up

CMOS IC may suffer latch-up under the following conditions:

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V<sub>CC</sub> and V<sub>SS</sub> pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AV<sub>CC</sub>, AVRH) exceed the digital power-supply voltage.

### 2. Handling unused pins


Leaving unused input terminals open may lead to permanent damage due to malfunction and latch-up; pull up or pull down the terminals through the resistors of 2 k $\Omega$  or more.

### 3. Power supply pins (V<sub>CC</sub>/V<sub>SS</sub>)

■ If there are multiple V<sub>CC</sub> and V<sub>SS</sub> pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the  $V_{CC}$  and  $V_{SS}$  pins to the power supply and ground externally. Connect  $V_{CC}$  and  $V_{SS}$  pins to the device from the current supply source at a possibly low impedance.

■ As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1  $\mu$ F as a bypass capacitor between  $V_{CC}$  and  $V_{SS}$  pins in the vicinity of  $V_{CC}$  and  $V_{SS}$  pins of the device.



#### 4. Mode Pins (MD0 to MD2)

Connect the mode pins directly to  $V_{CC}$  or  $V_{SS}$  pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to  $V_{CC}$  or  $V_{SS}$  pins and to provide a low-impedance connection.




Address	Register	Abbreviation	Access	Resource name	Initial value
000060 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W	16-bit Reload	00000000 <sub>B</sub>
000061 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W	Timer 0	XXXX0000 <sub>B</sub>
000062 <sub>H</sub>	Timer Control Status 1 TMCSR1 R/W 16-bit Reload				
000063 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W	Timer 1	XXXX0000 <sub>B</sub>
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit Reload	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	Timer 2	XXXX0000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit Reload	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	Timer 3	XXXX0000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W		000XXXX0 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W		0000000X <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R	1.00	00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R	A/D Converter	XXXXXX00 <sub>B</sub>
00006C <sub>H</sub>	ADC Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	ADC Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Reserved	1		1	•
00006F <sub>H</sub>	ROM Mirror Function Select	ROMM	W	ROM Mirror	XXXXXXX1 <sub>B</sub>
000070 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Controller 0/1. Refer to	"CAN Controllers"			
000090 <sub>H</sub>	Pasanyad	O/ II V CONTIONED			
	Reserved	CANA CONTROLLER			
000090 <sub>H</sub> to 00009A <sub>H</sub>	Reserved  DMA Descriptor Channel Specified Register	DCSR	R/W		00000000 <sub>B</sub>
000090 <sub>H</sub> to 00009A <sub>H</sub>	DMA Descriptor Channel Specified		R/W	DMA	00000000 <sub>B</sub>
000090 <sub>H</sub> to 00009A <sub>H</sub> 00009B <sub>H</sub>	DMA Descriptor Channel Specified Register	DCSR		DMA	
000090 <sub>H</sub> to 00009A <sub>H</sub> 00009B <sub>H</sub> 00009C <sub>H</sub>	DMA Descriptor Channel Specified Register DMA Status L Register	DCSR DSRL	R/W	DMA Address Match Detection 0	00000000 <sub>B</sub>
000090 <sub>H</sub> 100009A <sub>H</sub> 100009B <sub>H</sub> 100009C <sub>H</sub> 100009D <sub>H</sub>	DMA Descriptor Channel Specified Register DMA Status L Register DMA Status H Register	DCSR DSRL DSRH	R/W R/W	Address Match	00000000 <sub>B</sub>
000090 <sub>H</sub> 00009B <sub>H</sub> 00009C <sub>H</sub> 00009D <sub>H</sub> 00009E <sub>H</sub>	DMA Descriptor Channel Specified Register  DMA Status L Register  DMA Status H Register  Address Detect Control Register 0  Delayed Interrupt Trigger/Release	DCSR DSRL DSRH PACSR0	R/W R/W	Address Match Detection 0	00000000 <sub>B</sub> 00000000 <sub>B</sub>
000090 <sub>H</sub> 00009B <sub>H</sub> 00009C <sub>H</sub> 00009B <sub>H</sub> 00009C <sub>H</sub> 00009D <sub>H</sub>	DMA Descriptor Channel Specified Register  DMA Status L Register  DMA Status H Register  Address Detect Control Register 0  Delayed Interrupt Trigger/Release Register	DCSR DSRL DSRH PACSR0 DIRR	R/W R/W R/W	Address Match Detection 0  Delayed Interrupt  Low Power	00000000 <sub>B</sub> 00000000 <sub>B</sub> 00000000 <sub>B</sub>
000090 <sub>H</sub>	DMA Descriptor Channel Specified Register  DMA Status L Register  DMA Status H Register  Address Detect Control Register 0  Delayed Interrupt Trigger/Release Register  Low-power Mode Control Register	DCSR DSRL DSRH PACSR0 DIRR LPMCR	R/W R/W R/W R/W W,R/W	Address Match Detection 0  Delayed Interrupt  Low Power Control Circuit  Low Power	00000000 <sub>B</sub> 00000000 <sub>B</sub> 00000000 <sub>B</sub> XXXXXXX0 <sub>B</sub>



Address	Register	Abbreviation	Access	Resource name	Initial value
007900 <sub>H</sub>	Reload Register L0	PRLL0	R/W		XXXXXXXX
007901 <sub>H</sub>	Reload Register H0	PRLH0	R/W	40 hit DDC 0/4	XXXXXXXX <sub>B</sub>
007902 <sub>H</sub>	Reload Register L1	PRLL1	R/W	- 16-bit PPG 0/1	XXXXXXXX <sub>B</sub>
007903 <sub>H</sub>	Reload Register H1	PRLH1	R/W		XXXXXXXX <sub>B</sub>
007904 <sub>H</sub>	Reload Register L2	PRLL2	R/W		XXXXXXXX <sub>B</sub>
007905 <sub>H</sub>	Reload Register H2	PRLH2	R/W	40 hit DDC 2/2	XXXXXXXX <sub>B</sub>
007906 <sub>H</sub>	Reload Register L3	PRLL3	R/W	- 16-bit PPG 2/3	XXXXXXXX <sub>B</sub>
007907 <sub>H</sub>	Reload Register H3	PRLH3	R/W		XXXXXXXX <sub>B</sub>
007908 <sub>H</sub>	Reload Register L4	PRLL4	R/W		XXXXXXXX <sub>B</sub>
007909 <sub>H</sub>	Reload Register H4	PRLH4	R/W	40 hit DDC 4/5	XXXXXXXX <sub>B</sub>
00790A <sub>H</sub>	Reload Register L5	PRLL5	R/W	- 16-bit PPG 4/5	XXXXXXXX <sub>B</sub>
00790B <sub>H</sub>	Reload Register H5	PRLH5	R/W		XXXXXXXX <sub>B</sub>
00790C <sub>H</sub>	Reload Register L6	PRLL6	R/W		XXXXXXXX <sub>B</sub>
00790D <sub>H</sub>	Reload Register H6	PRLH6	R/W	40 hit DDC 0/7	XXXXXXXX <sub>B</sub>
00790E <sub>H</sub>	Reload Register L7	PRLL7	R/W	- 16-bit PPG 6/7	XXXXXXXX <sub>B</sub>
00790F <sub>H</sub>	Reload Register H7	PRLH7	R/W		XXXXXXXX <sub>B</sub>
007910 <sub>H</sub>	Reload Register L8	PRLL8	R/W		XXXXXXXX <sub>B</sub>
007911 <sub>H</sub>	Reload Register H8	PRLH8	R/W	40 hit DDC 0/0	XXXXXXXX <sub>B</sub>
007912 <sub>H</sub>	Reload Register L9	PRLL9	R/W	- 16-bit PPG 8/9	XXXXXXXX <sub>B</sub>
007913 <sub>H</sub>	Reload Register H9	PRLH9	R/W		XXXXXXXX <sub>B</sub>
007914 <sub>H</sub>	Reload Register LA	PRLLA	R/W		XXXXXXXX
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W	40 kit DDC A/D	XXXXXXXX <sub>B</sub>
007916 <sub>H</sub>	Reload Register LB	PRLLB	R/W	16-bit PPG A/B	XXXXXXXX <sub>B</sub>
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W		XXXXXXXX
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W	16 hit DDC C/D	XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W		XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W	16 hit DDC E/E	XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W	- 16-bit PPG E/F	XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture 0	IPCP0	R		XXXXXXXX <sub>B</sub>
007921 <sub>H</sub>	Input Capture 0	IPCP0	R	Input Conture 0/4	XXXXXXXX <sub>B</sub>
007922 <sub>H</sub>	Input Capture 1	IPCP1	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
007923 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>



- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Sample recommended circuits:



- \*6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.
- \*7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- \*8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



### 11.2 Recommended Operating Conditions

$$(V_{SS} = AV_{SS} = 0 V)$$

Parameter	Symbol	Value			Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Onne	Remarks
		4.0	5.0	5.5	V	Under normal operation
Power supply voltage	V <sub>CC</sub> , AV <sub>CC</sub>	3.5	5.0	5.5	V	Under normal operation, when not using the A/D converter and not Flash programming.
		4.5	5.0	5.5	V	When External bus is used.
		3.0	_	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	C <sub>S</sub>	0.1		1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the V <sub>CC</sub> should be greater than this capacitor.
Operating temperature	T <sub>A</sub>	<del>-4</del> 0	_	+105	°C	




WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.









#### 11.4.3 Power On Reset

(T<sub>A</sub> = 
$$-40$$
°C to  $+105$ °C, V<sub>CC</sub> =  $5.0$  V  $\pm$   $10\%$ , f<sub>CP</sub> $\leq$  24 MHz, V<sub>SS</sub> =  $AV_{SS}$  =  $0.0$  V)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks	
raiailletei	Syllibol	FIII	Condition	Min	Max	Oilit	Nemarks	
Power on rise time	t <sub>R</sub>	V <sub>CC</sub>		0.05	30	ms		
Power off time	t <sub>OFF</sub>	V <sub>CC</sub>		1		ms	Waiting time until power-on	



Note: : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



# 11.4.4 Clock Output Timing

(T\_A = -40°C to +105°C, V\_{CC} = 5.0 V 
$$\pm$$
 10%, V\_{SS} = 0.0 V, f\_{CP}  $\!\!\!\!\! \leq$  24 MHz)


Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Farameter	Syllibol	FIII		Min	Max	Oilit	itemarks
Cycle time	t <sub>CYC</sub> CLK	CLK		62.5		ns	$f_{CP} = 16 \text{ MHz}$
Cycle time		CLK		41.67		ns	f <sub>CP</sub> = 24 MHz
$CLK \uparrow \rightarrow CLK \downarrow$	t <sub>CHCL</sub>	CLK	_	20		ns	f <sub>CP</sub> = 16 MHz
				13		ns	f <sub>CP</sub> = 24 MHz



### 11.4.7 Ready Input Timing

Parameter	Symbol	Pin	Test	Rated	Value	Unit	Remarks
Farameter	Syllibol	FIII	Condition	Min	Max		
RDY setup time	<b>t</b>	RDY		45		ns	$f_{CP} = 16 \text{ MHz}$
KD1 Setup time	<sup>T</sup> RYHS	S		32		ns	$f_{CP} = 24 \text{ MHz}$
RDY hold time	t <sub>RYHH</sub>	RDY		0		ns	

**Note:** : If the RDY setup time is insufficient, use the auto-ready function.






### Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	Oill
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal clock operation output pins are C <sub>L</sub> = 80 pF + 1 TTL.	5 t <sub>CP</sub>	_	ns
$SCK \downarrow \;  o \; SOT \; delay \; time$	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN → SCK ↑	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	_	ns
SCK ↑ → Valid SIN hold time	t <sub>SHIXI</sub>	SCK0 to SCK3, SIN0 to SIN3		0	_	ns
SOT → SCK ↑ delay time	t <sub>sovні</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> - 70	_	ns

Note:

C<sub>L</sub> is load capacity value of pins when testing.
 t<sub>CP</sub> is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".





#### 11.6 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by the A/D converter.

Non linearity : The deviation between the actual conversion characteristics and a line that joins the

error zero-transition line ( "00 0000 0000"  $\leftarrow$   $\rightarrow$  "00 0000 0001" ) to the full-scale transition line


("11 1111 1110"  $\leftarrow \rightarrow$  "11 1111 1111").

Differential linearity error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Total error : Difference between the actual value and the ideal value. The total error includes zero

transition error, full-scale transition error, and linear error.



Total error of digital output "N" = 
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal value)} = \frac{\text{AVRH} - \text{AVRL}}{1024} \text{ [V]}$$

N : Value of the digital output from the A/D converter


 $V_{OT}$  (Ideal value) = AVRL + 0.5 LSB [V]

 $V_{FST}$  (Ideal value) = AVRH - 1.5 LSB [V]

 $V_{NT}$ : A voltage at which the digital output transitions from  $(N-1)_H$  to  $N_H$ .




#### ■ MB90F347E, MB90F347ES, MB90F347CE, MB90F347CES





### ■ MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES





Part number	Package	Remarks	
MB90346EPF			
MB90346ESPF	100-pin plastic QFP		
MB90346CEPF	(FPT-100P-M06)		
MB90346CESPF			
MB90346EPMC			
MB90346ESPMC	100-pin plastic LQFP		
MB90346CEPMC	(FPT-100P-M20)		
MB90346CESPMC			
MB90347EPF			
MB90347ESPF	100-pin plastic QFP		
MB90347CEPF	(FPT-100P-M06)		
MB90347CESPF			
MB90347EPMC			
MB90347ESPMC	100-pin plastic LQFP		
MB90347CEPMC	(FPT-100P-M20)		
MB90347CESPMC			
MB90348EPF			
MB90348ESPF	100-pin plastic QFP		
MB90348CEPF	(FPT-100P-M06)		
MB90348CESPF			
MB90348EPMC			
MB90348ESPMC	100-pin plastic LQFP		
MB90348CEPMC	(FPT-100P-M20)		
MB90348CESPMC			
MB90349EPF			
MB90349ESPF	100-pin plastic QFP		
MB90349CEPF	(FPT-100P-M06)		
MB90349CESPF			
MB90349EPMC			
MB90349ESPMC	100-pin plastic LQFP		
MB90349CEPMC	(FPT-100P-M20)		
MB90349CESPMC			
MB90V340E-101CR	299-pin ceramic PGA	For evaluation	
MB90V340E-102CR	(PGA-299C-A01)	1 of evaluation	



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Lighting & Power Control

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/powerpsoc

cypress.com/powerpsoc

cypress.com/memory

cypress.com/psoc

PSoC cypress.com/psoc
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

# PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.