



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-617e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-617e1</a>

Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)		
A/D Converter	24 input channels	Devices with a C suffix in the part number : 24 channels Devices without a C suffix in the part number : 16 channels			
	10-bit or 8-bit resolution Conversion time : Min 3 $\mu$ s include sample time (per one channel)				
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function				
16-bit Free-run Timer (2 channels)	Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq. : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock freq.) Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/2/3 Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7				
16-bit Output Compare (8 channels)	Generates an interrupt signal when one of the 16-bit free-run timer matches the output compare register A pair of compare registers can be used to generate an output signal.				
16-bit Input Capture (8 channels)	Captures the value of the 16-bit free-run timer and generates an interrupt when triggered by a pin input (rising edge, falling edge, or both rising and falling edges).				
8/16-bit Programmable Pulse Generator	8 channels (16-bit) /16 channels (8-bit) Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width				
	Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq. : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 $\mu$ s@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)				
CAN Interface	3 channels	2 channels : MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	2 channels : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S) 1 channel : MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)		
	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps				

(Continued)

(TOP VIEW)



(FPT-100P-M20)

\* : X0A, X1A : MB90V340E-102  
 P40, P41 : MB90V340E-101

This pin assignment is for using MB90V340E-101/102 via probecable as MB90340E.

### 3. Pin Description

Pin No.		Pin name	I/O Circuit type <sup>*3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
1 to 4	99 to 2	P24 to P27	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A20 to A23		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
5	3	P30	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
6	4	P31	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		RD		External read strobe output pin. This function is enabled when the external bus is enabled.
		IN5		Trigger input pin for input capture.
7	5	P32	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the WR/WRL pin output is disabled.
		WR / WRL		Write strobe output pin for the <u>external_data</u> bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. <u>WRL</u> is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the WRH pin output is disabled.
		WRH		Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.





(Continued)

Pin No.		Pin name	I/O Circuit type* <sup>3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
19	17	P43	F	General purpose I/O pin.
		IN7		Trigger input pin for input capture.
		TX1		TX Output pin for CAN1 (MB90341E/342E/F342E/F345E only)
20	18	P44	H	General purpose I/O pin.
		SDA0		Serial data I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
		FRCK0		Input pin for the 16-bit Free-run Timer 0
21	19	P45	H	General purpose I/O pin.
		SCL0		Serial clock I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
		FRCK1		Input pin for the 16-bit Free-run Timer
22	20	P46	H	General purpose I/O pin.
		SDA1		Serial data I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
23	21	P47	H	General purpose I/O pin.
		SCL1		Serial clock I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
24	22	P50	O	General purpose I/O pin.
		AN8		Analog input pin for the A/D converter
		SIN2		Serial data input pin for UART2
25	23	P51	I	General purpose I/O pin.
		AN9		Analog input pin for the A/D converter
		SOT2		Serial data output pin for UART2
26	24	P52	I	General purpose I/O pin.
		AN10		Analog input pin for the A/D converter
		SCK2		Clock I/O pin for UART2
27	25	P53	I	General purpose I/O pin.
		AN11		Analog input pin for the A/D converter
		TIN3		Event input pin for the reload timer
28	26	P54	I	General purpose I/O pin.
		AN12		Analog input pin for the A/D converter
		TOT3		Output pin for the reload timer
29	27	P55	I	General purpose I/O pin.
		AN13		Analog input pin for the A/D converter
30, 31	28, 29	P56, P57	J	General purpose I/O pins.
		AN14, AN15		Analog input pins for the A/D converter
32	30	AV <sub>CC</sub>	K	Analog power input pin for the A/D Converter




*(Continued)*

Pin No.		Pin name	I/O Circuit type* <sup>3</sup>	Function
QFP100* <sup>1</sup>	LQFP100* <sup>2</sup>			
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> .
34	32	AVRL	K	Lower reference voltage input pin for the A/D Converter
35	33	AV <sub>SS</sub>	K	Analog GND pin for the A/D Converter
36 to 43	34 to 41	P60 to P67	I	General purpose I/O pins.
		AN0 to AN7		Analog input pins for the A/D converter
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs
44	42	V <sub>SS</sub>	—	GND pin
45 to 50	43 to 48	P70 to P75	I	General purpose I/O pins.
		AN16 to AN21		Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT0 to INT5		External interrupt request input pins
51	49	MD2	D	Input pin for specifying the operating mode.
52, 53	50, 51	MD1, MD0	C	Input pins for specifying the operating mode.
54	52	RST	E	Reset input pin
55, 56	53, 54	P76, P77	I	General purpose I/O pins.
		AN22, AN23		Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT6, INT7		External interrupt request input pins
57	55	P80	F	General purpose I/O pin.
		TIN0		Event input pin for the reload timer
		ADTG		Trigger input pin for the A/D converter
		INT12R		External interrupt request input pin
58	56	P81	F	General purpose I/O pin.
		TOT0		Output pin for the reload timer
		CKOT		Output pin for the clock monitor
		INT13R		External interrupt request input pin
59	57	P82	M	General purpose I/O pin.
		SIN0		Serial data input pin for UART0
		TIN2		Event input pin for the reload timer
		INT14R		External interrupt request input pin
60	58	P83	F	General purpose I/O pin.
		SOT0		Serial data output pin for UART0
		TOT2		Output pin for the reload timer

*(Continued)*


Type	Circuit	Remarks
I	 <p>Pout Nout R CMOS hysteresis input Automotive input Standby control for input shutdown Analog input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS hysteresis input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ A/D converter analog input</li> </ul>
J	 <p>Pout Nout R CMOS hysteresis input Automotive input Standby control for input shutdown Analog input Analog output</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ D/A analog output</li> <li>■ CMOS hysteresis input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ A/D converter analog input</li> </ul>
K	 <p>P-ch N-ch</p>	Power supply input protection circuit
L	 <p>P-ch N-ch ANE AVR ANE</p>	<ul style="list-style-type: none"> <li>■ A/D converter reference voltage power supply input pin, with the protection circuit</li> <li>■ Flash memory devices do not have a protection circuit against <math>V_{CC}</math> for pin AVRH</li> </ul>

*(Continued)*


Type	Circuit	Remarks
M	 <p>Pout</p> <p>Nout</p> <p>R</p> <p>CMOS input</p> <p>Automotive input</p> <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> </ul>
N	 <p>Pull-up control</p> <p>Pout</p> <p>Nout</p> <p>R</p> <p>CMOS input</p> <p>Automotive input</p> <p>TTL input</p> <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ TTL input (with function to disconnect input during standby)</li> </ul> <p>Programmable pull-up resistor: <math>50 \text{ k}\Omega</math> approx</p>
O	 <p>Pout</p> <p>Nout</p> <p>R</p> <p>CMOS input</p> <p>Automotive input</p> <p>Standby control for input shutdown</p> <p>Analog input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ A/D converter analog input</li> </ul>


## 6. Block Diagrams

■ MB90V340E-101/102



- MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346E(S), MB90F346CE(S), MB90347E(S), MB90347CE(S), MB90F347E(S), MB90F347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90F349E(S), MB90F349CE(S)





**Note:** An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address  $00C000_H$  is accessed, the data at  $FFC000_H$  in ROM is actually accessed.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

As a result, the image between  $FF8000_H$  and  $FFFFFF_H$  is visible in bank 00, while the image between  $FF0000_H$  and  $FF7FFF_H$  is visible only in bank FF.

Address	Register	Abbreviation	Access	Resource name	Initial value
007900 <sub>H</sub>	Reload Register L0	PRLLO	R/W	16-bit PPG 0/1	XXXXXXXX <sub>B</sub>
007901 <sub>H</sub>	Reload Register H0	PRLH0	R/W		XXXXXXXX <sub>B</sub>
007902 <sub>H</sub>	Reload Register L1	PRLL1	R/W		XXXXXXXX <sub>B</sub>
007903 <sub>H</sub>	Reload Register H1	PRLH1	R/W		XXXXXXXX <sub>B</sub>
007904 <sub>H</sub>	Reload Register L2	PRLL2	R/W	16-bit PPG 2/3	XXXXXXXX <sub>B</sub>
007905 <sub>H</sub>	Reload Register H2	PRLH2	R/W		XXXXXXXX <sub>B</sub>
007906 <sub>H</sub>	Reload Register L3	PRLL3	R/W		XXXXXXXX <sub>B</sub>
007907 <sub>H</sub>	Reload Register H3	PRLH3	R/W		XXXXXXXX <sub>B</sub>
007908 <sub>H</sub>	Reload Register L4	PRLL4	R/W	16-bit PPG 4/5	XXXXXXXX <sub>B</sub>
007909 <sub>H</sub>	Reload Register H4	PRLH4	R/W		XXXXXXXX <sub>B</sub>
00790A <sub>H</sub>	Reload Register L5	PRLL5	R/W		XXXXXXXX <sub>B</sub>
00790B <sub>H</sub>	Reload Register H5	PRLH5	R/W		XXXXXXXX <sub>B</sub>
00790C <sub>H</sub>	Reload Register L6	PRLL6	R/W	16-bit PPG 6/7	XXXXXXXX <sub>B</sub>
00790D <sub>H</sub>	Reload Register H6	PRLH6	R/W		XXXXXXXX <sub>B</sub>
00790E <sub>H</sub>	Reload Register L7	PRLL7	R/W		XXXXXXXX <sub>B</sub>
00790F <sub>H</sub>	Reload Register H7	PRLH7	R/W		XXXXXXXX <sub>B</sub>
007910 <sub>H</sub>	Reload Register L8	PRLL8	R/W	16-bit PPG 8/9	XXXXXXXX <sub>B</sub>
007911 <sub>H</sub>	Reload Register H8	PRLH8	R/W		XXXXXXXX <sub>B</sub>
007912 <sub>H</sub>	Reload Register L9	PRLL9	R/W		XXXXXXXX <sub>B</sub>
007913 <sub>H</sub>	Reload Register H9	PRLH9	R/W		XXXXXXXX <sub>B</sub>
007914 <sub>H</sub>	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX <sub>B</sub>
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>
007916 <sub>H</sub>	Reload Register LB	PRLLB	R/W		XXXXXXXX <sub>B</sub>
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W		XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit PPG E/F	XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
007921 <sub>H</sub>	Input Capture 0	IPCP0	R		XXXXXXXX <sub>B</sub>
007922 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>
007923 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>

*(Continued)*



Address	Register	Abbreviation	Access	Resource name	Initial value
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		XXXXXXXX <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007928 <sub>H</sub>	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
007929 <sub>H</sub>	Input Capture 4	IPCP4	R		XXXXXXXX <sub>B</sub>
00792A <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792B <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792C <sub>H</sub>	Input Capture 6	IPCP6	R	Input Capture 6/7	XXXXXXXX <sub>B</sub>
00792D <sub>H</sub>	Input Capture 6	IPCP6	R		XXXXXXXX <sub>B</sub>
00792E <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
00792F <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
007930 <sub>H</sub>	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
007931 <sub>H</sub>	Output Compare 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
007932 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007933 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007934 <sub>H</sub>	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
007935 <sub>H</sub>	Output Compare 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
007936 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007937 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007938 <sub>H</sub>	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
007939 <sub>H</sub>	Output Compare 4	OCCP4	R/W		XXXXXXXX <sub>B</sub>
00793A <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793B <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793C <sub>H</sub>	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX <sub>B</sub>
00793D <sub>H</sub>	Output Compare 6	OCCP6	R/W		XXXXXXXX <sub>B</sub>
00793E <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
00793F <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	Free-run Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		0XXXXXXXX <sub>B</sub>
007944 <sub>H</sub>	Timer Data 1	TCDT1	R/W	Free-run Timer 1	00000000 <sub>B</sub>
007945 <sub>H</sub>	Timer Data 1	TCDT1	R/W		00000000 <sub>B</sub>
007946 <sub>H</sub>	Timer Control Status 1	TCCSL1	R/W		00000000 <sub>B</sub>
007947 <sub>H</sub>	Timer Control Status 1	TCCSH1	R/W		0XXXXXXXX <sub>B</sub>

*(Continued)*

**List of Message Buffers (DLC Registers and Data Registers) (3)**

<b>Address</b>		<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Initial Value</b>
<b>CAN0</b>	<b>CAN1</b>				
007AF0 <sub>H</sub> to 007AF7 <sub>H</sub>	007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data Register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AF8 <sub>H</sub> to 007AFF <sub>H</sub>	007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data Register 15 (8 bytes)	DTR15	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

Clock Timing




#### 11.4.3 Power On Reset

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Power on rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power off time	$t_{OFF}$	$V_{CC}$	—	1	—	ms	Waiting time until power-on




**Note:** : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.




#### 11.4.4 Clock Output Timing

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $f_{CP} \leq 24 \text{ MHz}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	—	62.5	—	ns	$f_{CP} = 16 \text{ MHz}$
				41.67	—	ns	$f_{CP} = 24 \text{ MHz}$
$\text{CLK} \uparrow \rightarrow \text{CLK} \downarrow$	$t_{CHCL}$	CLK	—	20	—	ns	$f_{CP} = 16 \text{ MHz}$
				13	—	ns	$f_{CP} = 24 \text{ MHz}$



- External Shift Clock Mode



- Bit setting: ESCR:SCES = 1, ECCR:SCDE = 0

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = 0 \text{ V}$ )


Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	5 $t_{CP}$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVI}$	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK $\downarrow \rightarrow$ Valid SIN hold time	$t_{SLIXI}$	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK0 to SCK3	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	$3 t_{CP} - t_R$	—	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCK0 to SCK3		$t_{CP} + 10$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVE}$	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLE}$	SCK0 to SCK3, SIN0 to SIN3		30	—	ns
SCK $\downarrow \rightarrow$ Valid SIN hold time	$t_{SLIXE}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 30$	—	ns
SCK fall time	$t_F$	SCK0 to SCK3		—	10	ns
SCK rise time	$t_R$	SCK0 to SCK3		—	10	ns

**Note:** •  $C_L$  is load capacity value of pins when testing.

•  $t_{CP}$  is internal operating clock cycle time (machine clock). Refer to "[Clock Timing](#)".


If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.

- Analog input circuit model



**Note:** : Use the values in the figure only as a guideline.

■ MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES



(Continued)

Part number	Package	Remarks
MB90346EPF		
MB90346ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90346CEPF		
MB90346CESPF		
MB90346EPMC		
MB90346ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90346CEPMC		
MB90346CESPMC		
MB90347EPF		
MB90347ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90347CEPF		
MB90347CESPF		
MB90347EPMC		
MB90347ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90347CEPMC		
MB90347CESPMC		
MB90348EPF		
MB90348ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90348CEPF		
MB90348CESPF		
MB90348EPMC		
MB90348ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90348CEPMC		
MB90348CESPMC		
MB90349EPF		
MB90349ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90349CEPF		
MB90349CESPF		
MB90349EPMC		
MB90349ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90349CEPMC		
MB90349CESPMC		
MB90V340E-101CR	299-pin ceramic PGA (PGA-299C-A01)	
MB90V340E-102CR		For evaluation