





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-650e1



Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90349CE(S), MB90349E(S), MB90349CE(S)						
External Interrupt (16 channels)		dge, falling edge, starting up by H/L level input, external interrupt, /O services (El ² OS) and DMA							
D/A Converter	2 channels								
Sub clock (maximum 100 kHz)	Only for MB90V340E-102	Devices with sub clock : devices without a Devices without sub clock : devices with an	•						
I/O Ports	All ports are push-pull ou Bit-wise settable as input Can be configured 8 as C	can be used as general purpose I/O port tputs /output or peripheral signal CMOS schmitt trigger/ automotive inputs (in b or external bus (32-pin only for external bus)	olocks of 8 pins)						
Flash Memory		Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 cycles Data retention time: 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346E(S) and MB90F346CE (S))							

 $^{^{\}star}$: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01-E) is used. Please refer to the Emulator operation manual for details.



Pir	ı No.		I/O	
QFP100* ¹	LQFP100*2	Pin name	Circuit type* ³	Function
		P84		General purpose I/O pin.
61	59	SCK0	F	Clock I/O pin for UART0
		INT15R	1	External interrupt request input pin
62	60	P85	М	General purpose I/O pin.
02	60	SIN1] IVI	Serial data input pin for UART1
63	61	P86	- F	General purpose I/O pin.
03	01	SOT1]	Serial data output pin for UART1
64	62	P87	- F	General purpose I/O pin.
04	02	SCK1]'	Clock I/O pin for UART1
65	63	V _{CC}		Power (3.5 V to 5.5 V) input pin
66	64	V_{SS}	_	GND pin
67 to 70	65 to 68	P90 to P93 F Gener		General purpose I/O pins
07 10 70	05 10 08	PPG1, 3, 5, 7][Output pins for PPGs
		P94 to P97		General purpose I/O pins
71 to 74	69 to 72	OUT0 to OUT3	F	Waveform output pins for output compares. This function is enabled when the OCU enables waveform output.
		PA0		General purpose I/O pin.
75	73	RX0	F	RX input pin for CAN0 Interface
		INT8R	1	External interrupt request input pin
76	74	PA1	- F	General purpose I/O pin.
70	74	TX0][TX Output pin for CAN0
		P00 to P07		General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
77 to 84	75 to 82	AD00 to AD07	G	I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
		INT8 to INT15		External interrupt request input pins.
		P10		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
85	83	AD08	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		TIN1		Event input pin for the reload timer



Pir	ı No.		I/O					
QFP100*1	LQFP100*2	Pin name	Circuit type*3	Function				
		P11		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
86	84	AD09	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
		TOT1		Output pin for the reload timer				
		P12		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
87	85	AD10	N	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
		SIN3		Serial data input pin for UART3				
		INT11R	1	External interrupt request input pin				
		P13		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
88	86	AD11	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
		SOT3	1	Serial data output pin for UART3				
		P14		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
89	87	AD12	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
		SCK3		Clock I/O pin for UART3				
90	88	V _{CC}	_	Power (3.5 V to 5.5 V) input pin				
91	89	V _{SS}		GND pin				
92	90	X1	Α	Main clock output pin				
93	91	X0	7^	Main clock input pin				
94	92	P15	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
		AD13		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
95	93	P16	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
		AD14		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				




Pin	No.	5:	1/0					
QFP100* ¹	LQFP100* ²	Pin name	Circuit type*3	Function				
96	04	P17	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.				
90	94		G	Ŭ i				
		AD15		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
		P20 to P23		General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.				
97 to 100 95 to 98		A16 to A19	G	Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).				
				Output pins for PPGs				

1 : FPT-100P-M06 2 : FPT-100P-M20

3 : For I/O circuit type, refer to "I/O Circuit Type".







5. Handling Devices

1. Preventing latch-up

CMOS IC may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} and V_{SS} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

2. Handling unused pins


Leaving unused input terminals open may lead to permanent damage due to malfunction and latch-up; pull up or pull down the terminals through the resistors of 2 k Ω or more.

3. Power supply pins (V_{CC}/V_{SS})

■ If there are multiple V_{CC} and V_{SS} pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the V_{CC} and V_{SS} pins to the power supply and ground externally. Connect V_{CC} and V_{SS} pins to the device from the current supply source at a possibly low impedance.

■ As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 μ F as a bypass capacitor between V_{CC} and V_{SS} pins in the vicinity of V_{CC} and V_{SS} pins of the device.



4. Mode Pins (MD0 to MD2)

Connect the mode pins directly to V_{CC} or V_{SS} pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to V_{CC} or V_{SS} pins and to provide a low-impedance connection.




13. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

14.Port 0 to Port 3 Output During Power-on (External-bus Mode)

As shown below, when the power is turned on in External-Bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable irrespective of the reset input.



15.Notes on Using the CAN Function

To use the CAN function, please set the DIRECT bit of the CAN Direct Mode Register (CDMR) to 1.

16.Flash Security Function (except for MB90F346E)

A security bit is located in the area of the flash memory.

If protection code 01_H is written in the security bit, the flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Refer to following table for the address of the security bit.

	Flash memory size	Address of the security bit
MB90F347E	Embedded 1 Mbit Flash Memory	FE0001 _H
MB90F342E MB90F349E	Embedded 2 Mbits Flash Memory	FC0001 _H
MB90F345E	Embedded 4 Mbits Flash Memory	F80001 _H

17.Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.


Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.




6. Block Diagrams

MB90V340E-101/102





7. Memory Map





Address	Register	Abbreviation	Access	Resource name	Initial value
007970 _H	I ² C Bus Status Register 0	IBSR0	R		00000000 _B
007971 _H	I ² C Bus Control Register 0	IBCR0	W,R/W	I ² C Interface 0 I ² C Interface 0	00000000 _B
007972 _H	I ² C 10 hit Clave Address Desigter 0	ITBAL0	R/W		00000000 _B
007973 _H	I ² C Bus Status Register 0	ITBAH0	R/W		00000000 _B
007974 _H	I ² C 10-bit Slave Address Mask	ITMKL0	R/W	I ² C Interface 0	11111111 _B
007975 _H	Register 0	ITMKH0	R/W		00111111 _B
007976 _H	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 _B
007977 _H	I ² C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 _B
007978 _H	I ² C Data Register 0	IDAR0	R/W		00000000 _B
007979 _H , 00797A _H	Reserved				•
00797B _H	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111 _B
00797C _H to 00797F _H	Reserved				
007980 _H	I ² C Bus Status Register 1	IBSR1	R		00000000 _B
007981 _H	I ² C Bus Control Register 1	IBCR1	W,R/W		00000000 _B
007982 _H	I ² C 10 hit Slave Address Register 1	ITBAL1	R/W		00000000 _B
007983 _H	1 0 10-bit Slave Address Negister 1	ITBAH1	R/W		00000000 _B
007984 _H	I ² C 10-bit Slave Address Mask	ITMKL1	R/W	I ² C Interface 1	11111111 _B
007985 _H	Register 1	ITMKH1	R/W		00111111 _B
007986 _H	I ² C 7-bit Slave Address Register 1	ISBA1	R/W		00000000 _B
007987 _H	I ² C 7-bit Slave Address Mask Register 1	ISMK1	R/W		01111111 _B
007988 _H	I ² C Data Register 1	IDAR1	R/W		00000000 _B
007989 _H , 00798A _H	Reserved	·			
00798B _H	I ² C Clock Control Register 1	ICCR1	R/W	I ² C Interface 1	00011111 _B
00798C _H to 0079C1 _H	Reserved		•		
0079C2 _H	Clock Modulator Control Register	CMCR	R, R/W	Clock Modulator	0001X000 _B
0079C3 _H to 0079DF _H	Reserved				




10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	El ² OS	DMA channel	Interru	pt vector	Interrupt control register		
•	Support	number	Number	Address	Number	Address	
Reset	N	_	#08	FFFFDC _H	_		
INT9 instruction	N	_	#09	FFFFD8 _H			
Exception	N	_	#10	FFFFD4 _H		_	
CAN 0 RX	N	_	#11	FFFFD0 _H	ICDOO	000000	
CAN 0 TX/NS	N	_	#12	FFFFCC _H	ICR00	0000B0 _H	
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8 _H	ICD04	0000004	
CAN 1 TX/NS / Input Capture 7	Y1	_	#14	FFFFC4 _H	ICR01	0000B1 _H	
CAN 2 RX / I ² C0	N	_	#15	FFFFC0 _H	LODGO	000000	
CAN 2 TX/NS	N	_	#16	FFFFBC _H	ICR02	0000B2 _H	
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H	LODGO	000000	
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 _H	ICR03	0000B3 _H	
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 _H	ICD04	0000004	
16-bit Reload Timer 3	Y1	_	#20	FFFFAC _H	ICR04	0000B4 _H	
PPG 0/1/4/5	N	_	#21	FFFFA8 _H	10005	000005	
PPG 2/3/6/7	N	_	#22	FFFFA4 _H	ICR05	0000B5 _H	
PPG 8/9/C/D	N	_	#23	FFFFA0 _H	LODGO	000000	
PPG A/B/E/F	N	_	#24	FFFF9C _H	ICR06	0000B6 _H	
Time Base Timer	N	_	#25	FFFF98 _H	10007	000007	
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94 _H	ICR07	0000B7 _H	
Watch Timer	N	_	#27	FFFF90 _H	LODGO	000000	
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8C _H	ICR08	0000B8 _H	
A/D Converter	Y1	5	#29	FFFF88 _H	LODGO	000000	
Free-run Timer 0 / Free-run Timer 1	N	_	#30	FFFF84 _H	ICR09	0000B9 _H	
Input Capture 4/5 / I ² C1	Y1	6	#31	FFFF80 _H	10040	0000004	
Output Compare 0/1/4/5	Y1	7	#32	FFFF7C _H	ICR10	0000BA _H	
Input Capture 0 to 3	Y1	8	#33	FFFF78 _H	10044	000000	
Output Compare 2/3/6/7	Y1	9	#34	FFFF74 _H	ICR11	0000BB _H	
UART 0 RX	Y2	10	#35	FFFF70 _H	IOD40	000000	
UART 0 TX	Y1	11	#36	FFFF6C _H	ICR12	0000BC _H	
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68 _H	IOD42	000000	
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64 _H	ICR13	0000BD _H	




- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Sample recommended circuits:



- *6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.
- *7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- *8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.









11.4.3 Power On Reset

(T_A =
$$-40$$
°C to $+105$ °C, V_{CC} = 5.0 V \pm 10% , f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Din	Pin Condition		Value		Remarks	
raiailletei	Syllibol	Condition		Min	Max	Unit	ixemarks	
Power on rise time	t _R	V _{CC}		0.05	30	ms		
Power off time	t _{OFF}	V _{CC}		1		ms	Waiting time until power-on	



Note: : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.





11.4.4 Clock Output Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V
$$\pm$$
 10%, V_{SS} = 0.0 V, f_{CP} $\!\!\!\!\! \leq$ 24 MHz)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Farameter	Parameter Symbol Pill Condition		Min	Max	Oilit	Kemarks	
Cuala tima	t _{CYC}	CLK	_	62.5		ns	$f_{CP} = 16 \text{ MHz}$
Cycle time				41.67		ns	f _{CP} = 24 MHz
$CLK \uparrow \rightarrow CLK \downarrow$	t _{CHCL}	CLK	_	20		ns	f _{CP} = 16 MHz
				13		ns	f _{CP} = 24 MHz










11.4.10 Trigger Input Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V
$$\pm$$
 10%, f_{CP} \leq 24 MHz, V_{SS} = 0.0 V)

Parameter	Symbol Pin		Condition	Va	Unit		
raiailletei	Syllibol	FIII	Condition	Min	Max	Offic	
Input pulse width	t _{TRGH}	INT0 to INT15, INT0R to INT15R, ADTG		5 t _{CP}		ns	






11.4.13 I²C Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V
$$\pm$$
 10%, V_{SS} = 0.0 V)

Parameter	Symbol	Symbol Condition		rd-mode	Fast-mode*1		Unit
Farameter	Symbol	Condition	Min	Max	Min	Max	Ullit
SCL clock frequency	f _{SCL}		0	100	0	400	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0		0.6		μs
"L" width of the SCL clock	t_{LOW}		4.7		1.3	—	μs
"H" width of the SCL clock	t _{HIGH}		4.0		0.6	_	μs
Set-up time (repeated) START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SUSTA}	R = 1.7 kΩ $C = 50 pF^{*2}$	4.7		0.6		μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	C = 50 pF*2	0	3.45* ³	0	0.9*4	μs
Data set-up time SDA ↓ ↑ → SCL ↑	t _{SUDAT}		250		100		ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	t _{SUSTO}		4.0		0.6		μs
Bus free time between a STOP and START condition	t _{BUS}		4.7		1.3		μs

^{*1:}For use at over 100 kHz, set the machine clock to at least 6 MHz.

^{*4:}A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.



^{*2:}R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.

 $^{^{\}star}3$:The maximum t_{HDDAT} meets the requirement that it does not extend the "L" width (t_{LOW}) of the SCL signal.



11.5 A/D Converter

 $(T_{A} = -40 ^{\circ} C \text{ to } +105 ^{\circ} C, \ 3.0 \ V \leq \text{AVRH} - \text{AVRL}, \ V_{CC} = \text{AV}_{CC} = 5.0 \ \text{V} \pm 10 \%, \ f_{CP} \leq 24 \ \text{MHz}, \ V_{SS} = \text{AV}_{SS} = 0 \ \text{V})$

Parameter	Symbol	Pin	Value				B
			Min	Тур	Max	Unit	Remarks
Resolution					10	bit	
Total error			_		±3.0	LSB	
Nonlinearity error			_		±2.5		
Differential nonlinearity error	_	_	_	_	±1.9	LSB	
Zero reading voltage	V _{OT}	AN0 to AN23	AVRL - 1.5 × LSB	AVRL + 0.5 × LSB	AVRL + 2.5 × LSB	V	
Full scale reading voltage	V _{FST}	AN0 to AN23	AVRH - 3.5 × LSB	AVRH - 1.5 × LSB	AVRH + 0.5 × LSB	V	
Compare time	_	_	1.0		16500	μЅ	$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$
			2.0]	16500		4.0 V≤ AV _{CC} < 4.5 V
Sampling time			0.5		∞	μS	$4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$
			1.2		$-\infty$		4.0 V≤ AV _{CC} < 4.5 V
Analog port input current	I _{AIN}	AN0 to AN23	-0.3	_	+0.3	μА	
Analog input voltage range	V _{AIN}	AN0 to AN23	AVRL		AVRH	V	
Reference voltage range		AVRH	AVRL + 2.7	Ī	AV _{CC}	٧	
		AVRL	0	Ī	AVRH — 2.7	٧	
Power supply current	I _A	AV _{CC}		3.5	7.5	mA	
	I _{AH}	AV _{CC}			5	μΑ	*
Reference voltage current	I _R	AVRH		600	900	μΑ	
	I _{RH}	AVRH	_	_	5	μΑ	*
Offset between input channels		AN0 to AN23	_		4	LSB	

^{*:} If the A/D convertor is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$). Note: : The accuracy gets worse as |AVRH - AVRL| becomes smaller.



11.8 Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks	
raiailletei	Conditions	Min	Тур	Max	Offic	Kemarks	
Sector erase time		_	1	15	s	Excludes programming prior to erasure	
Chip erase time	$T_A = +25^{\circ}C$ $V_{CC} = 5.0 \text{ V}$	_	9		s	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	16	3600	μs	Except for the over head time of the system	
Program/Erase cycle	_	10000			cycle		
Flash Data Retention Time	Average T _A = +85°C	20			year	*	

 $^{^{\}star}$: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^{\circ}$ C) .



■ MB90347E, MB90347ES, MB90347CE, MB90347CES

