



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-656e1

Contents

Product Lineup	3
Pin Assignments	6
Pin Description	12
I/O Circuit Type	19
Handling Devices	23
Block Diagrams	26
Memory Map	28
I/O Map	30
CAN Controllers	41
Interrupt Factors, Interrupt Vectors,	
Interrupt Control Register	48
Electrical Characteristics	50
Absolute Maximum Ratings	50
Recommended Operating Conditions	52
DC Characteristics	53
AC Characteristics	55
Clock Timing	55
Reset Standby Input	58
Power On Reset	59
Clock Output Timing	59
Bus Timing (Read)	60
Bus Timing (Write)	61
Ready Input Timing	62
Hold Timing	63
LIN-UART0/1/2/3	64
Trigger Input Timing	69
Timer Related Resource Input Timing	70
Timer Related Resource Output Timing	70
I2C Timing	71
A/D Converter	72
Definition of A/D Converter Terms	73
Notes on A/D Converter Section	74
Flash Memory Program/Erase Characteristics	76
Example Characteristics	77
Ordering Information	86
Package Dimensions	89
Major Changes	91

- MB90341CE(S), MB90342CE(S), MB90F342CE(S), MB90F345CE(S), MB90346CE(S), MB90F346CE(S), MB90347CE(S), MB90F347CE(S), MB90348CE(S), MB90349CE(S), MB90F349CE(S)

(TOP VIEW)



(FPT-100P-M06)

* : X0A, X1A : devices without an S suffix in the part number
 P40, P41 : devices with an S suffix in the part number

(Continued)

Pin No.		Pin name	I/O Circuit type ^{*3}	Function
QFP100 ^{*1}	LQFP100 ^{*2}			
9	7	P34	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare.
10	8	P35	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare.
11	9	P36	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
		RDY		External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare.
12	10	P37	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
		CLK		Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7		Waveform output pin for output compare
13, 14	11, 12	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)
		X0A, X1A	B	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)
15	13	V _{CC}	—	Power (3.5 V to 5.5 V) input pin
16	14	V _{SS}	—	GND pin
17	15	C	K	This is the power supply stabilization capacitor. This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 μF.
18	16	P42	F	General purpose I/O pin.
		IN6		Trigger input pin for input capture.
		RX1		RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)
		INT9R		External interrupt request input pin

(Continued)

Pin No.		Pin name	I/O Circuit type* ³	Function
QFP100* ¹	LQFP100* ²			
19	17	P43	F	General purpose I/O pin.
		IN7		Trigger input pin for input capture.
		TX1		TX Output pin for CAN1 (MB90341E/342E/F342E/F345E only)
20	18	P44	H	General purpose I/O pin.
		SDA0		Serial data I/O pin for I ² C (devices with a C suffix in the part number)
		FRCK0		Input pin for the 16-bit Free-run Timer 0
21	19	P45	H	General purpose I/O pin.
		SCL0		Serial clock I/O pin for I ² C (devices with a C suffix in the part number)
		FRCK1		Input pin for the 16-bit Free-run Timer
22	20	P46	H	General purpose I/O pin.
		SDA1		Serial data I/O pin for I ² C (devices with a C suffix in the part number)
23	21	P47	H	General purpose I/O pin.
		SCL1		Serial clock I/O pin for I ² C (devices with a C suffix in the part number)
24	22	P50	O	General purpose I/O pin.
		AN8		Analog input pin for the A/D converter
		SIN2		Serial data input pin for UART2
25	23	P51	I	General purpose I/O pin.
		AN9		Analog input pin for the A/D converter
		SOT2		Serial data output pin for UART2
26	24	P52	I	General purpose I/O pin.
		AN10		Analog input pin for the A/D converter
		SCK2		Clock I/O pin for UART2
27	25	P53	I	General purpose I/O pin.
		AN11		Analog input pin for the A/D converter
		TIN3		Event input pin for the reload timer
28	26	P54	I	General purpose I/O pin.
		AN12		Analog input pin for the A/D converter
		TOT3		Output pin for the reload timer
29	27	P55	I	General purpose I/O pin.
		AN13		Analog input pin for the A/D converter
30, 31	28, 29	P56, P57	J	General purpose I/O pins.
		AN14, AN15		Analog input pins for the A/D converter
32	30	AV _{cc}	K	Analog power input pin for the A/D Converter

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
007948 _H	Timer 0/Reload 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX _B
007949 _H			R/W		XXXXXXXX _B
00794A _H	Timer 1/Reload 1	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX _B
00794B _H			R/W		XXXXXXXX _B
00794C _H	Timer 2/Reload 2	TMR2/TMRLR2	R/W	16-bit Reload Timer 2	XXXXXXXX _B
00794D _H			R/W		XXXXXXXX _B
00794E _H	Timer 3/Reload 3	TMR3/TMRLR3	R/W	16-bit Reload Timer 3	XXXXXXXX _B
00794F _H			R/W		XXXXXXXX _B
007950 _H	Serial Mode Register 3	SMR3	W,R/W	UART3	00000000 _B
007951 _H	Serial Control Register 3	SCR3	W,R/W		00000000 _B
007952 _H	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 _B
007953 _H	Serial Status Register 3	SSR3	R,R/W		00001000 _B
007954 _H	Extended Communication Control Register 3	ECCR3	R,W, R/W		000000XX _B
007955 _H	Extended Status Control Register	ESCR3	R/W		00000100 _B
007956 _H	Baud Rate Generator Register 30	BGR30	R/W		00000000 _B
007957 _H	Baud Rate Generator Register 31	BGR31	R/W		00000000 _B
007958 _H	Serial Mode Register 4	SMR4	W,R/W	UART4	00000000 _B
007959 _H	Serial Control Register 4	SCR4	W,R/W		00000000 _B
00795A _H	Reception/Transmission Data Register 4	RDR4/TDR4	R/W		00000000 _B
00795B _H	Serial Status Register 4	SSR4	R,R/W		00001000 _B
00795C _H	Extended Communication Control Register 4	ECCR4	R,W, R/W		000000XX _B
00795D _H	Extended Status Control Register	ESCR4	R/W		00000100 _B
00795E _H	Baud Rate Generator Register 40	BGR40	R/W		00000000 _B
00795F _H	Baud Rate Generator Register 41	BGR41	R/W		00000000 _B
007960 _H to 00796B _H	Reserved				
00796C _H	Clock Output Enable Register	CLKR	R/W	Clock Monitor	XXXX0000 _B
00796D _H	Reserved				
00796E _H	CAN Direct Mode Register	CDMR	R/W	CAN Clock sync	XXXXXXXX0 _B
00796F _H	CAN Switch Register	CANSWR	R/W	CAN 0/1	XXXXXXXX00 _B

(Continued)

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0079E0 _H	Detect Address Setting 0	PADR0	R/W	Address Match Detection 0	XXXXXXXX _B
0079E1 _H	Detect Address Setting 0	PADR0	R/W		XXXXXXXX _B
0079E2 _H	Detect Address Setting 0	PADR0	R/W		XXXXXXXX _B
0079E3 _H	Detect Address Setting 1	PADR1	R/W		XXXXXXXX _B
0079E4 _H	Detect Address Setting 1	PADR1	R/W		XXXXXXXX _B
0079E5 _H	Detect Address Setting 1	PADR1	R/W		XXXXXXXX _B
0079E6 _H	Detect Address Setting 2	PADR2	R/W		XXXXXXXX _B
0079E7 _H	Detect Address Setting 2	PADR2	R/W		XXXXXXXX _B
0079E8 _H	Detect Address Setting 2	PADR2	R/W		XXXXXXXX _B
0079E9 _H to 0079EF _H	Reserved				
0079F0 _H	Detect Address Setting 3	PADR3	R/W	Address Match Detection 1	XXXXXXXX _B
0079F1 _H	Detect Address Setting 3	PADR3	R/W		XXXXXXXX _B
0079F2 _H	Detect Address Setting 3	PADR3	R/W		XXXXXXXX _B
0079F3 _H	Detect Address Setting 4	PADR4	R/W		XXXXXXXX _B
0079F4 _H	Detect Address Setting 4	PADR4	R/W		XXXXXXXX _B
0079F5 _H	Detect Address Setting 4	PADR4	R/W		XXXXXXXX _B
0079F6 _H	Detect Address Setting 5	PADR5	R/W		XXXXXXXX _B
0079F7 _H	Detect Address Setting 5	PADR5	R/W		XXXXXXXX _B
0079F8 _H	Detect Address Setting 5	PADR5	R/W		XXXXXXXX _B
0079F9 _H to 0079FF _H	Reserved				
007A00 _H to 007AFF _H	Reserved for CAN Controller 0. Refer to " CAN Controllers "				
007B00 _H to 007BFF _H	Reserved for CAN Controller 0. Refer to " CAN Controllers "				
007C00 _H to 007CFF _H	Reserved for CAN Controller 1. Refer to " CAN Controllers "				
007D00 _H to 007DFF _H	Reserved for CAN Controller 1. Refer to " CAN Controllers "				
007E00 _H to 007FFF _H	Reserved				

- Note:**
- Initial value of "X" represents unknown value.
 - Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

List of Control Registers (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007B00 _H	007D00 _H	Control Status Register	CSR	R/W, W R/W, R	0XXXXX0X1 _B 00XXX000 _B
007B01 _H	007D01 _H				
007B02 _H	007D02 _H	Last Event Indicator Register	LEIR	R/W	000X0000 _B XXXXXXXXXX _B
007B03 _H	007D03 _H				
007B04 _H	007D04 _H	Receive And Transmit Error Counter	RTEC	R	00000000 _B 00000000 _B
007B05 _H	007D05 _H				
007B06 _H	007D06 _H	Bit Timing Register	BTR	R/W	11111111 _B X1111111 _B
007B07 _H	007D07 _H				
007B08 _H	007D08 _H	IDE Register	IDER	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B09 _H	007D09 _H				
007B0A _H	007D0A _H	Transmit RTR Register	TRTRR	R/W	00000000 _B 00000000 _B
007B0B _H	007D0B _H				
007B0C _H	007D0C _H	Remote Frame Receive Waiting Register	RFWTR	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B0D _H	007D0D _H				
007B0E _H	007D0E _H	Transmit Interrupt Enable Register	TIER	R/W	00000000 _B 00000000 _B
007B0F _H	007D0F _H				
007B10 _H	007D10 _H	Acceptance Mask Select Register	AMSR	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B11 _H	007D11 _H				
007B12 _H	007D12 _H				XXXXXXXXXX _B XXXXXXXXXX _B
007B13 _H	007D13 _H				
007B14 _H	007D14 _H	Acceptance Mask Register 0	AMR0	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B15 _H	007D15 _H				
007B16 _H	007D16 _H				XXXXXXXXXX _B XXXXXXXXXX _B
007B17 _H	007D17 _H				
007B18 _H	007D18 _H	Acceptance Mask Register 1	AMR1	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007B19 _H	007D19 _H				
007B1A _H	007D1A _H				XXXXXXXXXX _B XXXXXXXXXX _B
007B1B _H	007D1B _H				

List of Message Buffers (ID Registers) (1)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A00 _H to 007A1F _H	007C00 _H to 007C1F _H	General-Purpose RAM	—	R/W	XXXXXXXXX _B to XXXXXXXXX _B
007A20 _H	007C20 _H	ID Register 0	IDR0	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A21 _H	007C21 _H				XXXXXXXXX _B XXXXXXXXX _B
007A22 _H	007C22 _H				XXXXXXXXX _B XXXXXXXXX _B
007A23 _H	007C23 _H				XXXXXXXXX _B XXXXXXXXX _B
007A24 _H	007C24 _H				XXXXXXXXX _B XXXXXXXXX _B
007A25 _H	007C25 _H				XXXXXXXXX _B XXXXXXXXX _B
007A26 _H	007C26 _H				XXXXXXXXX _B XXXXXXXXX _B
007A27 _H	007C27 _H				XXXXXXXXX _B XXXXXXXXX _B
007A28 _H	007C28 _H	ID Register 2	IDR2	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A29 _H	007C29 _H				XXXXXXXXX _B XXXXXXXXX _B
007A2A _H	007C2A _H				XXXXXXXXX _B XXXXXXXXX _B
007A2B _H	007C2B _H				XXXXXXXXX _B XXXXXXXXX _B
007A2C _H	007C2C _H	ID Register 3	IDR3	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A2D _H	007C2D _H				XXXXXXXXX _B XXXXXXXXX _B
007A2E _H	007C2E _H				XXXXXXXXX _B XXXXXXXXX _B
007A2F _H	007C2F _H				XXXXXXXXX _B XXXXXXXXX _B
007A30 _H	007C30 _H	ID Register 4	IDR4	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A31 _H	007C31 _H				XXXXXXXXX _B XXXXXXXXX _B
007A32 _H	007C32 _H				XXXXXXXXX _B XXXXXXXXX _B
007A33 _H	007C33 _H				XXXXXXXXX _B XXXXXXXXX _B
007A34 _H	007C34 _H	ID Register 5	IDR5	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A35 _H	007C35 _H				XXXXXXXXX _B XXXXXXXXX _B
007A36 _H	007C36 _H				XXXXXXXXX _B XXXXXXXXX _B
007A37 _H	007C37 _H				XXXXXXXXX _B XXXXXXXXX _B
007A38 _H	007C38 _H	ID Register 6	IDR6	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A39 _H	007C39 _H				XXXXXXXXX _B XXXXXXXXX _B
007A3A _H	007C3A _H				XXXXXXXXX _B XXXXXXXXX _B
007A3B _H	007C3B _H				XXXXXXXXX _B XXXXXXXXX _B
007A3C _H	007C3C _H	ID Register 7	IDR7	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A3D _H	007C3D _H				XXXXXXXXX _B XXXXXXXXX _B
007A3E _H	007C3E _H				XXXXXXXXX _B XXXXXXXXX _B
007A3F _H	007C3F _H				

List of Message Buffers (ID Registers) (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A40 _H	007C40 _H	ID Register 8	IDR8	R/W	XXXXXXXXXX _B
007A41 _H	007C41 _H				XXXXXXXXXX _B
007A42 _H	007C42 _H				XXXXXXXXXX _B
007A43 _H	007C43 _H				XXXXXXXXXX _B
007A44 _H	007C44 _H	ID Register 9	IDR9	R/W	XXXXXXXXXX _B
007A45 _H	007C45 _H				XXXXXXXXXX _B
007A46 _H	007C46 _H				XXXXXXXXXX _B
007A47 _H	007C47 _H				XXXXXXXXXX _B
007A48 _H	007C48 _H	ID Register 10	IDR10	R/W	XXXXXXXXXX _B
007A49 _H	007C49 _H				XXXXXXXXXX _B
007A4A _H	007C4A _H				XXXXXXXXXX _B
007A4B _H	007C4B _H				XXXXXXXXXX _B
007A4C _H	007C4C _H	ID Register 11	IDR11	R/W	XXXXXXXXXX _B
007A4D _H	007C4D _H				XXXXXXXXXX _B
007A4E _H	007C4E _H				XXXXXXXXXX _B
007A4F _H	007C4F _H				XXXXXXXXXX _B
007A50 _H	007C50 _H	ID Register 12	IDR12	R/W	XXXXXXXXXX _B
007A51 _H	007C51 _H				XXXXXXXXXX _B
007A52 _H	007C52 _H				XXXXXXXXXX _B
007A53 _H	007C53 _H				XXXXXXXXXX _B
007A54 _H	007C54 _H	ID Register 13	IDR13	R/W	XXXXXXXXXX _B
007A55 _H	007C55 _H				XXXXXXXXXX _B
007A56 _H	007C56 _H				XXXXXXXXXX _B
007A57 _H	007C57 _H				XXXXXXXXXX _B
007A58 _H	007C58 _H	ID Register 14	IDR14	R/W	XXXXXXXXXX _B
007A59 _H	007C59 _H				XXXXXXXXXX _B
007A5A _H	007C5A _H				XXXXXXXXXX _B
007A5B _H	007C5B _H				XXXXXXXXXX _B
007A5C _H	007C5C _H	ID Register 15	IDR15	R/W	XXXXXXXXXX _B
007A5D _H	007C5D _H				XXXXXXXXXX _B
007A5E _H	007C5E _H				XXXXXXXXXX _B
007A5F _H	007C5F _H				XXXXXXXXXX _B

(Continued)

Interrupt cause	EI ² OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX / UART 4 RX	Y2	14	#39	FFFF60 _H	ICR14	0000BE _H
UART 2 TX / UART 4 TX	Y1	15	#40	FFFF5C _H		
Flash Memory	N	—	#41	FFFF58 _H	ICR15	0000BF _H
Delayed Interrupt	N	—	#42	FFFF54 _H		

Y1 : Usable

Y2 : Usable, with EI²OS stop function

N : Unusable

- Note:**
- The peripheral resources sharing the ICR register have the same interrupt level.
 - When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
 - When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.

11. Electrical Characteristics

11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage ^{*1}	V _{CC}	V _{SS} - 0.3	V _{SS} + 6.0	V	
	AV _{CC}	V _{SS} - 0.3	V _{SS} + 6.0	V	V _{CC} = AV _{CC} ^{*2}
	AVRH, AVRL	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AV _{CC} ≥ AVRL, AVRH ≥ AVRL
Input voltage ^{*1}	V _I	V _{SS} - 0.3	V _{SS} + 6.0	V	*3
Output voltage ^{*1}	V _O	V _{SS} - 0.3	V _{SS} + 6.0	V	*3
Maximum Clamp Current	I _{CLAMP}	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	Σ I _{CLAMP}	—	40	mA	*5
"L" level maximum output current	I _{OL}	—	15	mA	*4, *6
"L" level average output current	I _{OLAV}	—	4	mA	*4, *7
"L" level maximum overall output current	ΣI _{OL}	—	100	mA	*4
"L" level average overall output current	ΣI _{OLAV}	—	50	mA	*4, *8
"H" level maximum output current	I _{OH}	—	-15	mA	*4, *6
"H" level average output current	I _{OHAV}	—	-4	mA	*4, *7
"H" level maximum overall output current	ΣI _{OH}	—	-100	mA	*4
"H" level average overall output current	ΣI _{OHAV}	—	-50	mA	*4, *8
Power consumption	P _D	—	450	mW	
Operating temperature	T _A	-40	+105	°C	
Storage temperature	T _{STG}	-55	+150	°C	

*1: This parameter is based on V_{SS} = AV_{SS} = 0 V

*2: Set AV_{CC} and V_{CC} to the same voltage. Make sure that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.

*3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0, PA1

*5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47,

P50 to P57 (Evaluation device : P50 to P55), P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1

• Use within recommended operating conditions.

• Use with DC voltage (current)



• The +B signal should always be applied by using a limiting resistance placed between the +B signal and the microcontroller.



• The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed the rated value, either instantaneously or for prolonged periods.

• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.


(Continued)

Clock Timing




Guaranteed PLL operation range

Guaranteed operation range of MB90340E series


* : When using a crystal oscillator or ceramic oscillator, the maximum oscillation clock frequency is 16 MHz



11.4.6 Bus Timing (Write)
 $(T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, f_{CP} \leq 24 \text{ MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time	t_{AVWL}	A23 to A16, AD15 to AD00, WR	$t_{CP} - 15$	$t_{CP} - 15$	—	ns
WR pulse width	t_{WLWH}	$\overline{\text{WR}}$		$3 t_{CP}/2 - 20$	—	ns
Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time	t_{DVWH}	AD15 to AD00, $\overline{\text{WR}}$		$3 t_{CP}/2 - 20$	—	ns
$\overline{\text{WR}} \uparrow \rightarrow$ Data hold time	t_{WHDX}	AD15 to AD00, WR		15	—	ns
$\overline{\text{WR}} \uparrow \rightarrow$ Address valid time	t_{WHAX}	A23 to A16, $\overline{\text{WR}}$		$t_{CP}/2 - 10$	—	ns
$\overline{\text{WR}} \uparrow \rightarrow \text{ALE} \uparrow$ time	t_{WHLH}	$\overline{\text{WR}}, \text{ALE}$		$t_{CP}/2 - 15$	—	ns
$\overline{\text{WR}} \downarrow \rightarrow \text{CLK} \uparrow$ time	t_{WLCH}	$\overline{\text{WR}}, \text{CLK}$		$t_{CP}/2 - 15$	—	ns



11.4.13 I²C Timing
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V})$


Parameter	Symbol	Condition	Standard-mode		Fast-mode* ¹		Unit
			Min	Max	Min	Max	
SCL clock frequency	f_{SCL}	$R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}$ ²	0	100	0	400	kHz
Hold time (repeated) START condition $SDA \downarrow \rightarrow SCL \downarrow$	t_{HDSTA}		4.0	—	0.6	—	μs
"L" width of the SCL clock	t_{LOW}		4.7	—	1.3	—	μs
"H" width of the SCL clock	t_{HIGH}		4.0	—	0.6	—	μs
Set-up time (repeated) START condition $SCL \uparrow \rightarrow SDA \downarrow$	t_{SUSTA}		4.7	—	0.6	—	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t_{HDDAT}		0	$3.45^{\ast 3}$	0	$0.9^{\ast 4}$	μs
Data set-up time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t_{SUDAT}		250	—	100	—	ns
Set-up time for STOP condition $SCL \uparrow \rightarrow SDA \uparrow$	t_{SUSTO}		4.0	—	0.6	—	μs
Bus free time between a STOP and START condition	t_{BUS}		4.7	—	1.3	—	μs

*1:For use at over 100 kHz, set the machine clock to at least 6 MHz.

*2:R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.


*3:The maximum t_{HDDAT} meets the requirement that it does not extend the "L" width (t_{LOW}) of the SCL signal.

*4:A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \geq 250$ ns must then be met.



11.6 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by the A/D converter.
- Non linearity error : The deviation between the actual conversion characteristics and a line that joins the zero-transition line ("00 0000 0000" \leftrightarrow "00 0000 0001") to the full-scale transition line ("11 1111 1110" \leftrightarrow "11 1111 1111").
- Differential linearity error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- Total error : Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error, and linear error.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal value)} = \frac{AVRH - AVRL}{1024} \text{ [V]}$$

N : Value of the digital output from the A/D converter


V_{OT} (Ideal value) = AVRL + 0.5 LSB [V]

V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]


V_{NT} : A voltage at which the digital output transitions from $(N - 1)_H$ to N_H .

(Continued)


■ MB90347E, MB90347ES, MB90347CE, MB90347CES



■ I/O characteristics



(Continued)

100-pin plastic QFP  (FPT-100P-M06)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>0.65 mm</td></tr> <tr> <td>Package width × package length</td><td>14.00 × 20.00 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>3.35 mm MAX</td></tr> <tr> <td>Code (Reference)</td><td>P-QFP100-14×20-0.65</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	0.65 mm	Package width × package length	14.00 × 20.00 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	3.35 mm MAX	Code (Reference)	P-QFP100-14×20-0.65		
Lead pitch	0.65 mm														
Package width × package length	14.00 × 20.00 mm														
Lead shape	Gullwing														
Sealing method	Plastic mold														
Mounting height	3.35 mm MAX														
Code (Reference)	P-QFP100-14×20-0.65														

