



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-683e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-683e1</a>

(Continued)

Part Number	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)
External Interrupt (16 channels)	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, expanded intelligent I/O services (EI <sup>2</sup> OS) and DMA		
D/A Converter	2 channels	—	
Sub clock (maximum 100 kHz)	Only for MB90V340E-102	Devices with sub clock : devices without an S suffix in the part number Devices without sub clock : devices with an S suffix in the part number	
I/O Ports	Virtually all external pins can be used as general purpose I/O port All ports are push-pull outputs Bit-wise settable as input/output or peripheral signal Can be configured 8 as CMOS schmitt trigger/ automotive inputs (in blocks of 8 pins) TTL input level settable for external bus (32-pin only for external bus)		
Flash Memory	—	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10000 cycles Data retention time : 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346E(S) and MB90F346CE (S) )	

\* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01-E) is used.  
Please refer to the Emulator operation manual for details.

### 3. Pin Description


Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
1 to 4	99 to 2	P24 to P27	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A20 to A23		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
5	3	P30	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
6	4	P31	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		$\overline{RD}$		External read strobe output pin. This function is enabled when the external bus is enabled.
		IN5		Trigger input pin for input capture.
7	5	P32	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the $\overline{WR/WRL}$ pin output is disabled.
		$\overline{WR} / \overline{WRL}$		Write strobe output pin for the external data bus. This function is enabled when both the external bus and the $\overline{WR/WRL}$ pin output are enabled. $\overline{WRL}$ is used to write-strobe 8 lower bits of the data bus in 16-bit access while $\overline{WR}$ is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the $\overline{WRH}$ pin output is disabled.
		$\overline{WRH}$		Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the $\overline{WRH}$ output pin is enabled.

(Continued)


Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
9	7	P34	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare.
10	8	P35	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		$\overline{\text{HAK}}$		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare.
11	9	P36	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
		RDY		External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare.
12	10	P37	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
		CLK		Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7		Waveform output pin for output compare
13, 14	11, 12	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)
		X0A, X1A	B	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)
15	13	V <sub>CC</sub>	—	Power (3.5 V to 5.5 V) input pin
16	14	V <sub>SS</sub>	—	GND pin
17	15	C	K	This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 $\mu\text{F}$ .
18	16	P42	F	General purpose I/O pin.
		IN6		Trigger input pin for input capture.
		RX1		RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)
		INT9R		External interrupt request input pin


(Continued)

■ MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346E(S), MB90F346CE(S), MB90347E(S), MB90347CE(S), MB90F347E(S), MB90F347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90F349E(S), MB90F349CE(S)



**7. Memory Map**





**Note:** :An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address 00C000<sub>H</sub> is accessed, the data at FFC000<sub>H</sub> in ROM is actually accessed. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. As a result, the image between FF8000<sub>H</sub> and FFFFFFF<sub>H</sub> is visible in bank 00, while the image between FF0000<sub>H</sub> and FF7FFF<sub>H</sub> is visible only in bank FF.

**8. I/O Map**

Address	Register	Abbreviation	Access	Resource name	Initial value
000000 <sub>H</sub>	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX <sub>B</sub>
000001 <sub>H</sub>	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX <sub>B</sub>
000002 <sub>H</sub>	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003 <sub>H</sub>	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX <sub>B</sub>
000004 <sub>H</sub>	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
000007 <sub>H</sub>	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXX <sub>B</sub>
000008 <sub>H</sub>	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
000009 <sub>H</sub>	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXXX <sub>B</sub>
00000A <sub>H</sub>	Port A Data Register	PDRA	R/W	Port A	XXXXXXXX <sub>B</sub>
00000B <sub>H</sub>	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	1111111 <sub>B</sub>
00000C <sub>H</sub>	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	1111111 <sub>B</sub>
00000D <sub>H</sub>	Port 7 Analog Input Enable Register	ADER7	R/W	Port 7, A/D	1111111 <sub>B</sub>
00000E <sub>H</sub>	Input Level Select Register 0	ILSR0	R/W	Ports	XXXXXXXX <sub>B</sub>
00000F <sub>H</sub>	Input Level Select Register 1	ILSR1	R/W	Ports	XXXX0XXX <sub>B</sub>
000010 <sub>H</sub>	Port 0 Direction Register	DDR0	R/W	Port 0	0000000 <sub>B</sub>
000011 <sub>H</sub>	Port 1 Direction Register	DDR1	R/W	Port 1	0000000 <sub>B</sub>
000012 <sub>H</sub>	Port 2 Direction Register	DDR2	R/W	Port 2	0000000 <sub>B</sub>
000013 <sub>H</sub>	Port 3 Direction Register	DDR3	R/W	Port 3	0000000 <sub>B</sub>
000014 <sub>H</sub>	Port 4 Direction Register	DDR4	R/W	Port 4	0000000 <sub>B</sub>
000015 <sub>H</sub>	Port 5 Direction Register	DDR5	R/W	Port 5	0000000 <sub>B</sub>
000016 <sub>H</sub>	Port 6 Direction Register	DDR6	R/W	Port 6	0000000 <sub>B</sub>
000017 <sub>H</sub>	Port 7 Direction Register	DDR7	R/W	Port 7	0000000 <sub>B</sub>
000018 <sub>H</sub>	Port 8 Direction Register	DDR8	R/W	Port 8	0000000 <sub>B</sub>
000019 <sub>H</sub>	Port 9 Direction Register	DDR9	R/W	Port 9	0000000 <sub>B</sub>
00001A <sub>H</sub>	Port A Direction Register	DDRA	R/W	Port A	0000100 <sub>B</sub>
00001B <sub>H</sub>	Reserved				
00001C <sub>H</sub>	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	0000000 <sub>B</sub>
00001D <sub>H</sub>	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	0000000 <sub>B</sub>
00001E <sub>H</sub>	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000 <sub>B</sub>
00001F <sub>H</sub>	Port 3 Pull-up Control Register	PUCR3	W, R/W	Port 3	0000000 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
0000A5 <sub>H</sub>	Automatic Ready Function Select Register	ARSR	W	External Memory Access	0011XX00 <sub>B</sub>
0000A6 <sub>H</sub>	External Address Output Control Register	HACR	W		00000000 <sub>B</sub>
0000A7 <sub>H</sub>	Bus Control Signal Selection Register	ECSR	W		0000000X <sub>B</sub>
0000A8 <sub>H</sub>	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXXX11 <sub>B</sub>
0000A9 <sub>H</sub>	Time Base Timer Control Register	TBTC	W,R/W	Time Base Timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 <sub>B</sub>
0000AB <sub>H</sub>	Reserved				
0000AC <sub>H</sub>	DMA Enable L Register	DERL	R/W	DMA	00000000 <sub>B</sub>
0000AD <sub>H</sub>	DMA Enable H Register	DERH	R/W		00000000 <sub>B</sub>
0000AE <sub>H</sub>	Flash Control Status Register (Flash memory devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	Reserved				
0000B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	W,R/W	Interrupt Control	00000111 <sub>B</sub>
0000B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	W,R/W		00000111 <sub>B</sub>
0000B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	W,R/W		00000111 <sub>B</sub>
0000B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	W,R/W		00000111 <sub>B</sub>
0000B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	W,R/W		00000111 <sub>B</sub>
0000B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	W,R/W		00000111 <sub>B</sub>
0000B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	W,R/W		00000111 <sub>B</sub>
0000B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	W,R/W		00000111 <sub>B</sub>
0000B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	W,R/W		00000111 <sub>B</sub>
0000B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	W,R/W		00000111 <sub>B</sub>
0000BA <sub>H</sub>	Interrupt Control Register 10	ICR10	W,R/W		00000111 <sub>B</sub>
0000BB <sub>H</sub>	Interrupt Control Register 11	ICR11	W,R/W		00000111 <sub>B</sub>
0000BC <sub>H</sub>	Interrupt Control Register 12	ICR12	W,R/W		00000111 <sub>B</sub>
0000BD <sub>H</sub>	Interrupt Control Register 13	ICR13	W,R/W		00000111 <sub>B</sub>
0000BE <sub>H</sub>	Interrupt Control Register 14	ICR14	W,R/W		00000111 <sub>B</sub>
0000BF <sub>H</sub>	Interrupt Control Register 15	ICR15	W,R/W		00000111 <sub>B</sub>
0000C0 <sub>H</sub>	D/A Converter Data 0	DAT0	R/W	D/A Converter	XXXXXXXX <sub>B</sub>
0000C1 <sub>H</sub>	D/A Converter Data 1	DAT1	R/W		XXXXXXXX <sub>B</sub>
0000C2 <sub>H</sub>	D/A Control 0	DACR0	R/W		XXXXXXXX0 <sub>B</sub>
0000C3 <sub>H</sub>	D/A Control 1	DACR1	R/W		XXXXXXXX0 <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0000C4 <sub>H</sub> , 0000C5 <sub>H</sub>	Reserved				
0000C6 <sub>H</sub>	External Interrupt Enable 0	ENIR0	R/W	External Interrupt 0	00000000 <sub>B</sub>
0000C7 <sub>H</sub>	External Interrupt Source 0	EIRR0	R/W		XXXXXXXX <sub>B</sub>
0000C8 <sub>H</sub>	External Interrupt Level Setting 0	ELVR0	R/W		00000000 <sub>B</sub>
0000C9 <sub>H</sub>	External Interrupt Level Setting 0	ELVR0	R/W		00000000 <sub>B</sub>
0000CA <sub>H</sub>	External Interrupt Enable 1	ENIR1	R/W	External Interrupt 1	00000000 <sub>B</sub>
0000CB <sub>H</sub>	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX <sub>B</sub>
0000CC <sub>H</sub>	External Interrupt Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>
0000CD <sub>H</sub>	External Interrupt Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>
0000CE <sub>H</sub>	External Interrupt Source Select	EISSR	R/W		00000000 <sub>B</sub>
0000CF <sub>H</sub>	PLL/Sub clock Control Register	PSCCR	W	PLL	XXXX0000 <sub>B</sub>
0000D0 <sub>H</sub>	DMA Buffer Address Pointer L Register	BAPL	R/W	DMA	XXXXXXXX <sub>B</sub>
0000D1 <sub>H</sub>	DMA Buffer Address Pointer M Register	BAPM	R/W		XXXXXXXX <sub>B</sub>
0000D2 <sub>H</sub>	DMA Buffer Address Pointer H Register	BAPH	R/W		XXXXXXXX <sub>B</sub>
0000D3 <sub>H</sub>	DMA Control Register	DMACS	R/W		XXXXXXXX <sub>B</sub>
0000D4 <sub>H</sub>	I/O Register Address Pointer L Register	IOAL	R/W		XXXXXXXX <sub>B</sub>
0000D5 <sub>H</sub>	I/O Register Address Pointer H Register	IOAH	R/W		XXXXXXXX <sub>B</sub>
0000D6 <sub>H</sub>	Data Counter L Register	DCTL	R/W		XXXXXXXX <sub>B</sub>
0000D7 <sub>H</sub>	Data Counter H Register	DCTH	R/W		XXXXXXXX <sub>B</sub>
0000D8 <sub>H</sub>	Serial Mode Register 2	SMR2	W,R/W	UART2	00000000 <sub>B</sub>
0000D9 <sub>H</sub>	Serial Control Register 2	SCR2	W,R/W		00000000 <sub>B</sub>
0000DA <sub>H</sub>	Reception/Transmission Data Register 2	RDR2/TDR2	R/W		00000000 <sub>B</sub>
0000DB <sub>H</sub>	Serial Status Register 2	SSR2	R,R/W		00001000 <sub>B</sub>
0000DC <sub>H</sub>	Extended Communication Control Register 2	ECCR2	R,W, R/W		000000XX <sub>B</sub>
0000DD <sub>H</sub>	Extended Status Control Register 2	ESCR2	R/W		00000100 <sub>B</sub>
0000DE <sub>H</sub>	Baud Rate Generator Register 20	BGR20	R/W		00000000 <sub>B</sub>
0000DF <sub>H</sub>	Baud Rate Generator Register 21	BGR21	R/W		00000000 <sub>B</sub>
0000E0 <sub>H</sub> to 0000EF <sub>H</sub>	Reserved for CAN Controller 2. Refer to "CAN Controllers"				
0000F0 <sub>H</sub> to 0000FF <sub>H</sub>	External				

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		XXXXXXXX <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007928 <sub>H</sub>	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
007929 <sub>H</sub>	Input Capture 4	IPCP4	R		XXXXXXXX <sub>B</sub>
00792A <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792B <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792C <sub>H</sub>	Input Capture 6	IPCP6	R	Input Capture 6/7	XXXXXXXX <sub>B</sub>
00792D <sub>H</sub>	Input Capture 6	IPCP6	R		XXXXXXXX <sub>B</sub>
00792E <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
00792F <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
007930 <sub>H</sub>	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
007931 <sub>H</sub>	Output Compare 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
007932 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007933 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007934 <sub>H</sub>	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
007935 <sub>H</sub>	Output Compare 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
007936 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007937 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007938 <sub>H</sub>	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
007939 <sub>H</sub>	Output Compare 4	OCCP4	R/W		XXXXXXXX <sub>B</sub>
00793A <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793B <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793C <sub>H</sub>	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX <sub>B</sub>
00793D <sub>H</sub>	Output Compare 6	OCCP6	R/W		XXXXXXXX <sub>B</sub>
00793E <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
00793F <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	Free-run Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		0XXXXXXXX <sub>B</sub>
007944 <sub>H</sub>	Timer Data 1	TCDT1	R/W	Free-run Timer 1	00000000 <sub>B</sub>
007945 <sub>H</sub>	Timer Data 1	TCDT1	R/W		00000000 <sub>B</sub>
007946 <sub>H</sub>	Timer Control Status 1	TCCSL1	R/W		00000000 <sub>B</sub>
007947 <sub>H</sub>	Timer Control Status 1	TCCSH1	R/W		0XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007970 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 0	IBSR0	R	I <sup>2</sup> C Interface 0	00000000 <sub>B</sub>
007971 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 0	IBCR0	W,R/W		00000000 <sub>B</sub>
007972 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 <sub>B</sub>
007973 <sub>H</sub>		ITBAH0	R/W		00000000 <sub>B</sub>
007974 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask Register 0	ITMKL0	R/W		11111111 <sub>B</sub>
007975 <sub>H</sub>		ITMKH0	R/W		00111111 <sub>B</sub>
007976 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 <sub>B</sub>
007977 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 <sub>B</sub>
007978 <sub>H</sub>	I <sup>2</sup> C Data Register 0	IDAR0	R/W		00000000 <sub>B</sub>
007979 <sub>H</sub> , 00797A <sub>H</sub>	Reserved				
00797B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 0	ICCR0	R/W	I <sup>2</sup> C Interface 0	00011111 <sub>B</sub>
00797C <sub>H</sub> to 00797F <sub>H</sub>	Reserved				
007980 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 1	IBSR1	R	I <sup>2</sup> C Interface 1	00000000 <sub>B</sub>
007981 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 1	IBCR1	W,R/W		00000000 <sub>B</sub>
007982 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 1	ITBAL1	R/W		00000000 <sub>B</sub>
007983 <sub>H</sub>		ITBAH1	R/W		00000000 <sub>B</sub>
007984 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask Register 1	ITMKL1	R/W		11111111 <sub>B</sub>
007985 <sub>H</sub>		ITMKH1	R/W		00111111 <sub>B</sub>
007986 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 1	ISBA1	R/W		00000000 <sub>B</sub>
007987 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 1	ISMK1	R/W		01111111 <sub>B</sub>
007988 <sub>H</sub>	I <sup>2</sup> C Data Register 1	IDAR1	R/W		00000000 <sub>B</sub>
007989 <sub>H</sub> , 00798A <sub>H</sub>	Reserved				
00798B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 1	ICCR1	R/W	I <sup>2</sup> C Interface 1	00011111 <sub>B</sub>
00798C <sub>H</sub> to 0079C1 <sub>H</sub>	Reserved				
0079C2 <sub>H</sub>	Clock Modulator Control Register	CMCR	R, R/W	Clock Modulator	0001X000 <sub>B</sub>
0079C3 <sub>H</sub> to 0079DF <sub>H</sub>	Reserved				

(Continued)

**List of Control Registers (2)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007B00 <sub>H</sub>	007D00 <sub>H</sub>	Control Status Register	CSR	R/W, W R/W, R	0XXXX0X1 <sub>B</sub> 00XXX000 <sub>B</sub>
007B01 <sub>H</sub>	007D01 <sub>H</sub>				
007B02 <sub>H</sub>	007D02 <sub>H</sub>	Last Event Indicator Register	LEIR	R/W	000X0000 <sub>B</sub> XXXXXXXX <sub>B</sub>
007B03 <sub>H</sub>	007D03 <sub>H</sub>				
007B04 <sub>H</sub>	007D04 <sub>H</sub>	Receive And Transmit Error Counter	RTEC	R	00000000 <sub>B</sub> 00000000 <sub>B</sub>
007B05 <sub>H</sub>	007D05 <sub>H</sub>				
007B06 <sub>H</sub>	007D06 <sub>H</sub>	Bit Timing Register	BTR	R/W	11111111 <sub>B</sub> X1111111 <sub>B</sub>
007B07 <sub>H</sub>	007D07 <sub>H</sub>				
007B08 <sub>H</sub>	007D08 <sub>H</sub>	IDE Register	IDER	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B09 <sub>H</sub>	007D09 <sub>H</sub>				
007B0A <sub>H</sub>	007D0A <sub>H</sub>	Transmit RTR Register	TRTRR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
007B0B <sub>H</sub>	007D0B <sub>H</sub>				
007B0C <sub>H</sub>	007D0C <sub>H</sub>	Remote Frame Receive Waiting Register	RFWTR	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B0D <sub>H</sub>	007D0D <sub>H</sub>				
007B0E <sub>H</sub>	007D0E <sub>H</sub>	Transmit Interrupt Enable Register	TIER	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
007B0F <sub>H</sub>	007D0F <sub>H</sub>				
007B10 <sub>H</sub>	007D10 <sub>H</sub>	Acceptance Mask Select Register	AMSR	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B11 <sub>H</sub>	007D11 <sub>H</sub>				
007B12 <sub>H</sub>	007D12 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B13 <sub>H</sub>	007D13 <sub>H</sub>				
007B14 <sub>H</sub>	007D14 <sub>H</sub>	Acceptance Mask Register 0	AMR0	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B15 <sub>H</sub>	007D15 <sub>H</sub>				
007B16 <sub>H</sub>	007D16 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B17 <sub>H</sub>	007D17 <sub>H</sub>				
007B18 <sub>H</sub>	007D18 <sub>H</sub>	Acceptance Mask Register 1	AMR1	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B19 <sub>H</sub>	007D19 <sub>H</sub>				
007B1A <sub>H</sub>	007D1A <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B1B <sub>H</sub>	007D1B <sub>H</sub>				

**List of Message Buffers (DLC Registers and Data Registers) (2)**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A80 <sub>H</sub> to 007A87 <sub>H</sub>	007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data Register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A88 <sub>H</sub> to 007A8F <sub>H</sub>	007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data Register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A90 <sub>H</sub> to 007A97 <sub>H</sub>	007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data Register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A98 <sub>H</sub> to 007A9F <sub>H</sub>	007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data Register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AA0 <sub>H</sub> to 007AA7 <sub>H</sub>	007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data Register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AA8 <sub>H</sub> to 007AAF <sub>H</sub>	007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data Register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AB0 <sub>H</sub> to 007AB7 <sub>H</sub>	007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data Register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AB8 <sub>H</sub> to 007ABF <sub>H</sub>	007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data Register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AC0 <sub>H</sub> to 007AC7 <sub>H</sub>	007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data Register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AC8 <sub>H</sub> to 007ACF <sub>H</sub>	007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data Register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AD0 <sub>H</sub> to 007AD7 <sub>H</sub>	007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data Register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AD8 <sub>H</sub> to 007ADF <sub>H</sub>	007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data Register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AE0 <sub>H</sub> to 007AE7 <sub>H</sub>	007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data Register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AE8 <sub>H</sub> to 007AEF <sub>H</sub>	007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data Register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

**10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register**

Interrupt cause	EI <sup>2</sup> OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
Reset	N	—	#08	FFFFDC <sub>H</sub>	—	—
INT9 instruction	N	—	#09	FFFFD8 <sub>H</sub>	—	—
Exception	N	—	#10	FFFFD4 <sub>H</sub>	—	—
CAN 0 RX	N	—	#11	FFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub>
CAN 0 TX/NS	N	—	#12	FFFFCC <sub>H</sub>		
CAN 1 RX / Input Capture 6	Y1	—	#13	FFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>
CAN 1 TX/NS / Input Capture 7	Y1	—	#14	FFFFC4 <sub>H</sub>		
CAN 2 RX / I <sup>2</sup> C0	N	—	#15	FFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub>
CAN 2 TX/NS	N	—	#16	FFFFBC <sub>H</sub>		
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub>
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 <sub>H</sub>		
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub>
16-bit Reload Timer 3	Y1	—	#20	FFFFAC <sub>H</sub>		
PPG 0/1/4/5	N	—	#21	FFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub>
PPG 2/3/6/7	N	—	#22	FFFFA4 <sub>H</sub>		
PPG 8/9/C/D	N	—	#23	FFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub>
PPG A/B/E/F	N	—	#24	FFFF9C <sub>H</sub>		
Time Base Timer	N	—	#25	FFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub>
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94 <sub>H</sub>		
Watch Timer	N	—	#27	FFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub>
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8C <sub>H</sub>		
A/D Converter	Y1	5	#29	FFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub>
Free-run Timer 0 / Free-run Timer 1	N	—	#30	FFFF84 <sub>H</sub>		
Input Capture 4/5 / I <sup>2</sup> C1	Y1	6	#31	FFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub>
Output Compare 0/1/4/5	Y1	7	#32	FFFF7C <sub>H</sub>		
Input Capture 0 to 3	Y1	8	#33	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub>
Output Compare 2/3/6/7	Y1	9	#34	FFFF74 <sub>H</sub>		
UART 0 RX	Y2	10	#35	FFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub>
UART 0 TX	Y1	11	#36	FFFF6C <sub>H</sub>		
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub>
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64 <sub>H</sub>		

(Continued)

(Continued)

 ( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input leak current	$I_{IL}$	—	$V_{CC} = 5.5\text{ V}$ , $V_{SS} < V_I < V_{CC}$	-1	—	+1	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, $\overline{\text{RST}}$	—	25	50	100	$\text{k}\Omega$	
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	$\text{k}\Omega$	Except Flash memory devices
Power supply current*	$I_{CC}$	$V_{CC}$	$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, At normal operation.	—	55	70	mA	
			$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, At writing Flash memory.	—	70	85	mA	Flash memory devices
			$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, At erasing Flash memory.	—	75	90	mA	Flash memory devices
	$I_{CCS}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, In Sleep mode.	—	25	35	mA	
	$I_{CTS}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency : 2 MHz, In Main Timer mode	—	0.3	0.8	mA	
	$I_{CTSPLL6}$		$V_{CC} = 5.0\text{ V}$ , Internal frequency : 24 MHz, In PLL Timer mode, external frequency = 4 MHz	—	4	7	mA	
	$I_{CCL}$		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In sub operation $T_A = +25^{\circ}\text{C}$	—	70	140	$\mu\text{A}$	
	$I_{CCLS}$		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In sub sleep $T_A = +25^{\circ}\text{C}$	—	20	50	$\mu\text{A}$	
	$I_{CCT}$		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In watch mode $T_A = +25^{\circ}\text{C}$	—	10	35	$\mu\text{A}$	
$I_{CCH}$	$V_{CC} = 5.0\text{ V}$ , In Stop mode, $T_A = +25^{\circ}\text{C}$	—	7	25	$\mu\text{A}$			
Input capacitance	$C_{IN}$	Other than C, $AV_{CC}$ , $AV_{SS}$ , $AVRH$ , $AVRL$ , $V_{CC}$ , $V_{SS}$	—	—	5	15	pF	


\* : The power supply current is measured with an external clock.

11.4.7 Ready Input Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

Parameter	Symbol	Pin	Test Condition	Rated Value		Unit	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	45	—	ns	$f_{CP} = 16\text{ MHz}$
				32	—	ns	$f_{CP} = 24\text{ MHz}$
RDY hold time	$t_{RYHH}$	RDY	—	0	—	ns	


**Note:** : If the RDY setup time is insufficient, use the auto-ready function.



**11.4.9 LIN-UART0/1/2/3**
**■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0**
 $(T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, V_{CC} = 5.0\text{ V} \pm 10\%, f_{CP} \leq 24\text{ MHz}, V_{SS} = 0\text{ V})$ 

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$ .	$5 t_{CP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN → SCK ↑	$t_{IVSHI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXI}$	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
Serial clock "L" pulse width	$t_{SHSL}$	SCK0 to SCK3	External shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$ .	$3 t_{CP} - t_R$	—	ns
Serial clock "H" pulse width	$t_{SLSH}$	SCK0 to SCK3		$t_{CP} + 10$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVE}$	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns
Valid SIN → SCK ↑	$t_{IVSHE}$	SCK0 to SCK3, SIN0 to SIN3		30	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXE}$	SCK0, SCK1, SIN0 to SIN3		$t_{CP} + 30$	—	ns
SCK fall time	$t_F$	SCK0 to SCK3		—	10	ns
SCK rise time	$t_R$	SCK0 to SCK3		—	10	ns

- Note:**
- AC characteristic in CLK synchronized mode.
  - $C_L$  is load capacity value of pins when testing.
  - $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “ (1) Clock Timing”.

**• Internal Shift Clock Mode**



■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 1

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = 0\text{ V}$ )


Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal clock operation output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$ .	$5 t_{CP}$	—	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVI}$	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK $\downarrow$ $\rightarrow$ Valid SIN hold time	$t_{SLIXI}$	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	$t_{SOVLI}$	SCK0 to SCK3, SOT0 to SOT3		$3 t_{CP} - 70$	—	ns

**Note:**

- $C_L$  is load capacity value of pins when testing.
- $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “Clock Timing”.



■ I/O characteristics



## 15. Major Changes

Spanсион Publication Number: DS07-13747-4E

Page	Section	Change Results
—	—	Deleted the part numbers; MB90F343E(S), MB90F343CE(S)
51	Electrical Characteristics Absolute Maximum Ratings	Added “*6” in remark for “L” level maximum output current and “H” level maximum output current. Added “*7” in remark for “L” level average output current and “H” level average output current. Added “*8” in remark for “L” level average overall output current and “H” level average overall output current.
52		Added as follows. “*6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.” “*7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.” “*8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.”

**NOTE:** Please see “Document History” about later revised information.

## Document History

Document Title: MB90340E Series F2MC-16LX 16-bit Microcontroller Datasheet Document Number: 002-04498				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	08/23/2010	Migrated to Cypress and assigned document number 002-04498. No change to document contents or format.
*A	5221535	AKIH	05/04/2016	Updated to Cypress template