





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
	https://www.e-xfl.com/product-detail/infineon-technologies/mb90347espmc-gs-786e1



Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)		
A/D Converter	24 input channels	Devices with a C suffix in the part number Devices without a C suffix in the part number	: 24 channels er : 16 channels		
AB CONVERCE		s include sample time (per one channel)			
16-bit Reload Timer (4 channels)	Operation clock frequency Supports External Event (y: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine of Count function	clock frequency)		
16-bit Free-run Timer (2 channels)	Operation clock freq. : fsy (fsys = Machine clock free Free-run Timer 0 (clock in	en the output compare finds a match s, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fs	U 0/1/2/3		
16-bit Output Compare (8 channels)		gnal when one of the 16-bit free-run timer ma es can be used to generate an output signal.	tches the output compare register		
16-bit Input Capture (8 channels)	Captures the value of the edge, falling edge, or both	16-bit free-run timer and generates an interror rising and falling edges).	upt when triggered by a pin input (rising		
8/16-bit	8 channels (16-bit) /16 channels (16-bit) /1	ers ers for L pulse width			
Programmable Pulse Generator	Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq.: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)				
	2 channels : MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F346E(S), MB90F347CE(S), MB90F347E(S), MB90F347CE(S), MB90F346E(S), MB90F347CE(S), MB90F347E(S), MB90F347CE(S), MB90F346E(S), MB90F347CE(S), MB90F347E(S),		MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S)		
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps				




Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90349CE(S), MB90349E(S), MB90349CE(S)			
External Interrupt (16 channels)		falling edge, starting up by H/L level input, e services (El ² OS) and DMA	xternal interrupt,			
D/A Converter	2 channels					
Sub clock (maximum 100 kHz)	Only for MB90V340E-102	Devices with sub clock: devices without an S suffix in the part number Devices without sub clock: devices with an S suffix in the part number				
I/O Ports	Virtually all external pins can be used as general purpose I/O port All ports are push-pull outputs Bit-wise settable as input/output or peripheral signal Can be configured 8 as CMOS schmitt trigger/ automotive inputs (in blocks of 8 pins) TTL input level settable for external bus (32-pin only for external bus)					
Flash Memory		Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 cycles Data retention time: 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346E(S) and MB90F346CE (S))				

 $^{^{\}star}$: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01-E) is used. Please refer to the Emulator operation manual for details.




2. Pin Assignments

■ MB90341E(S), MB90342E(S), MB90F342E(S), MB90F345E(S), MB90346E(S), MB90F346E(S), MB90F347E(S), MB90F347E(S), MB90F349E(S), MB90F34P(S), MB90F34P(S),







This pin assignment is for using MB90V340E-101/102 via probecable as MB90340E.



3. Pin Description

Pin	No.		1/0	_ "
QFP100* ¹	LQFP100* ²	Pin name	Circuit type* ³	Function
	P24 to P27			General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
1 to 4	99 to 2	A20 to A23	G	Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
		P30		General purpose I/O pin.The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
5	3	ALE	G	Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
		P31		General purpose I/O pin.The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
6	4	RD	G	External read strobe output pin. This function is enabled when the external bus is enabled.
		IN5		Trigger input pin for input capture.
		P32		General purpose I/O pin. The register can be set to select whether to use a <u>pull-up re</u> sistor. This function is enabled either in single-chip mode or when the WR/WRL pin output is disabled.
7	5	WR / WRL	G	Write strobe output pin for the external data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a <u>pull-up</u> resistor. This function is enabled either in single-chip mode or when the WRH pin output is disabled.
O	U	WRH	G	Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.



Pin	No.		I/O	
QFP100* ¹	LQFP100* ²	Pin name	Circuit type*3	Function
	_	P34		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
9	7	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare.
		P35		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
10	8	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare.
		P36	_	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
11	9	RDY	G	External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare.
		P37		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
12	10	CLK	G	Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7	1	Waveform output pin for output compare
40.44	44.40	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)
13, 14	11, 12	X0A, X1A	В	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)
15	13	V _{CC}	_	Power (3.5 V to 5.5 V) input pin
16	14	V _{SS}		GND pin
17	15	С	К	This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 μ F.
		P42		General purpose I/O pin.
		IN6]_	Trigger input pin for input capture.
18	16	RX1]F	RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)
		INT9R		External interrupt request input pin




Pin No.			I/O	
QFP100* ¹	LQFP100*2	Pin name	Circuit type*3	Function
		P43		General purpose I/O pin.
19	17	IN7	F	Trigger input pin for input capture.
13	17	TX1]	TX Output pin for CAN1 (MB90341E/342E/F342E/F345E only)
		P44		General purpose I/O pin.
20	18	SDA0	Н	Serial data I/O pin for I ² C (devices with a C suffix in the part number)
		FRCK0		Input pin for the 16-bit Free-run Timer 0
		P45		General purpose I/O pin.
21	19	SCL0	Н	Serial clock I/O pin for I ² C (devices with a C suffix in the part number)
		FRCK1		Input pin for the 16-bit Free-run Timer
00	20	P46	Н	General purpose I/O pin.
22	20	SDA1	7"	Serial data I/O pin for I ² C (devices with a C suffix in the part number)
00	24	P47		General purpose I/O pin.
23	21	SCL1	H	Serial clock I/O pin for I ² C (devices with a C suffix in the part number)
		P50		General purpose I/O pin.
24	22	AN8 O		Analog input pin for the A/D converter
		SIN2		Serial data input pin for UART2
		P51		General purpose I/O pin.
25	23	AN9	ı	Analog input pin for the A/D converter
		SOT2		Serial data output pin for UART2
		P52		General purpose I/O pin.
26	24	AN10	ı	Analog input pin for the A/D converter
		SCK2		Clock I/O pin for UART2
		P53		General purpose I/O pin.
27	25	AN11	ı	Analog input pin for the A/D converter
		TIN3		Event input pin for the reload timer
		P54		General purpose I/O pin.
28	26	AN12	ı	Analog input pin for the A/D converter
		TOT3		Output pin for the reload timer
20	07	P55		General purpose I/O pin.
29	27	AN13	7'	Analog input pin for the A/D converter
20. 24	20, 20	P56, P57		General purpose I/O pins.
30, 31	28, 29	AN14, AN15	J	Analog input pins for the A/D converter
32	30	AV _{CC}	K	Analog power input pin for the A/D Converter




Pir	ı No.		I/O				
QFP100* ¹	LQFP100*2	Pin name	Circuit type*3	Function Reference voltage input pin for the A/D Converter. This power			
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVF is applied to ${\rm AV}_{\rm CC}$.			
34	32	AVRL	K	Lower reference voltage input pin for the A/D Converter			
35	33	AV _{SS}	K	Analog GND pin for the A/D Converter			
		P60 to P67		General purpose I/O pins.			
36 to 43	34 to 41	AN0 to AN7],	Analog input pins for the A/D converter			
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs			
44	42	V_{SS}		GND pin			
		P70 to P75		General purpose I/O pins.			
45 to 50	43 to 48	AN16 to AN21	I	Analog input pins for the A/D converter (devices with a C suffix in the part number)			
		INT0 to INT5		External interrupt request input pins			
51	49	MD2	D	Input pin for specifying the operating mode.			
52, 53	50, 51	MD1, MD0	С	Input pins for specifying the operating mode.			
54	52	RST	E	Reset input pin			
		P76, P77		General purpose I/O pins.			
55, 56	53, 54	AN22, AN23	1	Analog input pins for the A/D converter (devices with a C suffix in the part number)			
		INT6, INT7		External interrupt request input pins			
		P80		General purpose I/O pin.			
57	55	TIN0]	Event input pin for the reload timer			
57	55	ADTG	-	Trigger input pin for the A/D converter			
		INT12R		External interrupt request input pin			
		P81		General purpose I/O pin.			
58	56	ТОТ0]	Output pin for the reload timer			
30	56	СКОТ	-	Output pin for the clock monitor			
		INT13R		External interrupt request input pin			
		P82		General purpose I/O pin.			
59	57	SIN0		Serial data input pin for UART0			
วิช	57	TIN2	M	Event input pin for the reload timer			
		INT14R		External interrupt request input pin			
		P83		General purpose I/O pin.			
60	58	SOT0	F	Serial data output pin for UART0			
		TOT2		Output pin for the reload timer			



■ MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345CE(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346CE(S), MB90F346CE(S), MB90347CE(S), MB90F347CE(S), MB90F347CE(S), MB90F349CE(S), MB90F34CE(S), MB90F34CE(S), MB90F34CE(S), MB90F34CE(S), MB90F3AC(S), MB90F3AC(S), MB90F3AC(S), MB90F3AC(S), MB90F3AC(S)







Note: :An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address $00C000_H$ is accessed, the data at FFC000_H in ROM is actually accessed. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. As a result, the image between FF8000_H and FFFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.




8. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
000000 _H	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX _B
000001 _H	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX _B
000002 _H	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX _B
000003 _H	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX _B
000004 _H	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX _B
000005 _H	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX _B
000006 _H	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX _B
000007 _H	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXX _B
000008 _H	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX _B
000009 _H	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXXX _B
00000A _H	Port A Data Register	PDRA	R/W	Port A	XXXXXXXX _B
00000B _H	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 _B
00000C _H	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 _B
00000D _H	Port 7 Analog Input Enable Register	ADER7	R/W	Port 7, A/D	11111111 _B
00000E _H	Input Level Select Register 0	ILSR0	R/W	Ports	XXXXXXXX _B
00000F _H	Input Level Select Register 1	ILSR1	R/W	Ports	XXXX0XXX _B
000010 _H	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 _B
000011 _H	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 _B
000012 _H	Port 2 Direction Register	DDR2	R/W	Port 2	00000000 _B
000013 _H	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 _B
000014 _H	Port 4 Direction Register	DDR4	R/W	Port 4	00000000 _B
000015 _H	Port 5 Direction Register	DDR5	R/W	Port 5	00000000 _B
000016 _H	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 _B
000017 _H	Port 7 Direction Register	DDR7	R/W	Port 7	00000000 _B
000018 _H	Port 8 Direction Register	DDR8	R/W	Port 8	00000000 _B
000019 _H	Port 9 Direction Register	DDR9	R/W	Port 9	00000000 _B
00001A _H	Port A Direction Register	DDRA	R/W	Port A	00000100 _B
00001B _H	Reserved		1		
00001C _H	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000 _B
00001D _H	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000 _B
00001E _H	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 _B
00001F _H	Port 3 Pull-up Control Register	PUCR3	W, R/W	Port 3	00000000 _B



- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Sample recommended circuits:



- *6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.
- *7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- *8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.




11.4.7 Ready Input Timing


Parameter	Symbol	Pin	Test	Rated Value		Unit	Remarks	
Farameter	Syllibol	FIII	Condition	Min	Max	Oilit	Remarks	
RDY setup time	t	RDY		45		ns	$f_{CP} = 16 \text{ MHz}$	
KD1 Setup time	^T RYHS	I NO I		32		ns	$f_{CP} = 24 \text{ MHz}$	
RDY hold time	t _{RYHH}	RDY		0		ns		

Note: : If the RDY setup time is insufficient, use the auto-ready function.












■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 1

Parameter	Symbol	Pin	Condition	Va	Unit	
r ai ailletei	Symbol	FIII	Condition	Min	Max	Oilit
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3		5 t _{CP}		ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN → SCK ↓	t _{IVSLI}	SCK0 to SCK3, SIN0 to SIN3	pins are	t _{CP} + 80	_	ns
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t _{SLIXI}	SCK0 to SCK3, SIN0 to SIN3	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
$SOT o SCK \downarrow delay time$	t _{SOVLI}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} — 70		ns

Note:

C_L is load capacity value of pins when testing.
 t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".






Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1

Parameter	Symbol	Pin	Condition	Va	Unit	
Farameter	Symbol	FIII	Condition	Min	Max	Oiiit
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3		5 t _{CP}	_	ns
$SCK \downarrow \; o \; SOT \; delay \; time$	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN → SCK ↑	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3	Internal clock operation output pins are	t _{CP} + 80	_	ns
SCK ↑ → Valid SIN hold time	t _{SHIXI}	SCK0 to SCK3, SIN0 to SIN3	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
SOT → SCK ↑ delay time	t _{sovні}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} - 70	_	ns


Note:

C_L is load capacity value of pins when testing.
 t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".





If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.







13. Ordering Information

Part number	Package	Remarks
MB90F342EPF		
MB90F342ESPF	100-pin plastic QFP	
MB90F342CEPF	(FPT-100P-M06)	
MB90F342CESPF		
MB90F342EPMC		7
MB90F342ESPMC	100-pin plastic LQFP	
MB90F342CEPMC	(FPT-100P-M20)	
MB90F342CESPMC		
MB90F345EPF		
MB90F345ESPF	100-pin plastic QFP	
MB90F345CEPF	(FPT-100P-M06)	
MB90F345CESPF		
MB90F345EPMC		
MB90F345ESPMC	100-pin plastic LQFP	
MB90F345CEPMC	(FPT-100P-M20)	
MB90F345CESPMC		
MB90F346EPF		
MB90F346ESPF	100-pin plastic QFP	
MB90F346CEPF	(FPT-100P-M06)	
MB90F346CESPF		
MB90F346EPMC		
MB90F346ESPMC	100-pin plastic LQFP	
MB90F346CEPMC	(FPT-100P-M20)	
MB90F346CESPMC		









Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally on a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.