



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, LINbus, SCI, UART/USART |
| Peripherals | DMA, POR, WDT |
| Number of I/O | 80 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V |
| Data Converters | A/D 24x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90349cepf-g-284e1 |


1. Product Lineup

| <div>Part Number</div> | | | |
|---------------------------------|---|---|--|
| Parameter | MB90V340E-101, MB90V340E-102 | MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) | MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) |
| Type | Evaluation products | Flash memory products | MASK ROM products |
| CPU | F ² MC-16LX CPU | | |
| System clock | On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (4 MHz osc. PLL × 6) | | |
| ROM | External | 512 Kbytes : MB90F345E(S), MB90F345CE(S) 256 Kbytes : MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 128 Kbytes : MB90F347E(S), MB90F347CE(S) 64 Kbytes : MB90F346E(S), MB90F346CE(S) | 256 Kbytes : MB90342E(S), MB90342CE(S), MB90349E(S), MB90349CE(S) 128 Kbytes : MB90341E(S), MB90341CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S) 64 Kbytes : MB90346E(S), MB90346CE(S) |
| RAM | 30 Kbytes | 20 Kbytes : MB90F345E(S), MB90F345CE(S) 16 Kbytes : MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 6 Kbytes : MB90F347E(S), MB90F347CE(S) 2 Kbytes : MB90F346E(S), MB90F346CE(S) | 16 Kbytes : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) 6 Kbytes : MB90347E(S), MB90347CE(S) 2 Kbytes : MB90346E(S), MB90346CE(S) |
| Emulator-specific power supply* | Yes | — | |
| Technology | 0.35 μm CMOS with regulator for built-in power supply | 0.35 μm CMOS with built-in power supply regulator + Flash memory with Charge pump for programming voltage | |
| Operating voltage range | 5 V ± 10% | 3.5 V to 5.5 V : When normal operating (not using A/D converter) 4.0 V to 5.5 V : When using the A/D converter/Flash programming 4.5 V to 5.5 V : When using the external bus | |
| Temperature range | — | −40°C to +105°C | |
| Package | PGA-299 | QFP-100, LQFP-100 | |
| LIN-UART | 5 channels | 4 channels | |
| | Wide range of baud rate settings using a dedicated baud rate generator (reload timer) Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device | | |
| I ² C (400 kbps) | 2 channels | Devices with a C suffix in the part number : 2 channels Devices without a C suffix in the part number : — | |

(Continued)

| Part Number | Parameter | | |
|---|--|---|---|
| | MB90V340E-101, MB90V340E-102 | MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) | MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) |
| A/D Converter | 24 input channels | Devices with a C suffix in the part number : 24 channels Devices without a C suffix in the part number : 16 channels | |
| | 10-bit or 8-bit resolution Conversion time : Min 3 μs include sample time (per one channel) | | |
| 16-bit Reload Timer (4 channels) | Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function | | |
| 16-bit Free-run Timer (2 channels) | Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock freq.) Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/2/3 Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7 | | |
| 16-bit Output Compare (8 channels) | Generates an interrupt signal when one of the 16-bit free-run timer matches the output compare register A pair of compare registers can be used to generate an output signal. | | |
| 16-bit Input Capture (8 channels) | Captures the value of the 16-bit free-run timer and generates an interrupt when triggered by a pin input (rising edge, falling edge, or both rising and falling edges). | | |
| 8/16-bit Programmable Pulse Generator | 8 channels (16-bit) /16 channels (8-bit) Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width | | |
| | Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq. : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | |
| CAN Interface | 3 channels | 2 channels : MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) | 2 channels : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S) 1 channel : MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) |
| | Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps | | |

(Continued)



3. Pin Description




| Pin No. | | Pin name | I/O Circuit type*3 | Function |
|----------|-----------|----------------------------------|--------------------------|--|
| QFP100*1 | LQFP100*2 | | | |
| 1 to 4 | 99 to 2 | P24 to P27 | G | General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| | | A20 to A23 | | Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23). |
| | | IN0 to IN3 | | Trigger input pins for input captures. |
| 5 | 3 | P30 | G | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| | | ALE | | Address latch enable output pin. This function is enabled when the external bus is enabled. |
| | | IN4 | | Trigger input pin for input capture. |
| 6 | 4 | P31 | G | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| | | \overline{RD} | | External read strobe output pin. This function is enabled when the external bus is enabled. |
| | | IN5 | | Trigger input pin for input capture. |
| 7 | 5 | P32 | G | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the WR/WRL pin output is disabled. |
| | | $\overline{WR} / \overline{WRL}$ | | Write strobe output pin for the external data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access while \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access. |
| | | INT10R | | External interrupt request input pin. |
| 8 | 6 | P33 | G | General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the WRH pin output is disabled. |
| | | \overline{WRH} | | Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled. |

(Continued)

| Pin No. | | Pin name | I/O Circuit type*3 | Function |
|----------|-----------|---------------------------|--------------------|---|
| QFP100*1 | LQFP100*2 | | | |
| 33 | 31 | AVRH | L | Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{CC} . |
| 34 | 32 | AVRL | K | Lower reference voltage input pin for the A/D Converter |
| 35 | 33 | AV _{SS} | K | Analog GND pin for the A/D Converter |
| 36 to 43 | 34 to 41 | P60 to P67 | I | General purpose I/O pins. |
| | | AN0 to AN7 | | Analog input pins for the A/D converter |
| | | PPG0, 2, 4, 6, 8, A, C, E | | Output pins for PPGs |
| 44 | 42 | V _{SS} | — | GND pin |
| 45 to 50 | 43 to 48 | P70 to P75 | I | General purpose I/O pins. |
| | | AN16 to AN21 | | Analog input pins for the A/D converter (devices with a C suffix in the part number) |
| | | INT0 to INT5 | | External interrupt request input pins |
| 51 | 49 | MD2 | D | Input pin for specifying the operating mode. |
| 52, 53 | 50, 51 | MD1, MD0 | C | Input pins for specifying the operating mode. |
| 54 | 52 | RST | E | Reset input pin |
| 55, 56 | 53, 54 | P76, P77 | I | General purpose I/O pins. |
| | | AN22, AN23 | | Analog input pins for the A/D converter (devices with a C suffix in the part number) |
| | | INT6, INT7 | | External interrupt request input pins |
| 57 | 55 | P80 | F | General purpose I/O pin. |
| | | TIN0 | | Event input pin for the reload timer |
| | | ADTG | | Trigger input pin for the A/D converter |
| | | INT12R | | External interrupt request input pin |
| 58 | 56 | P81 | F | General purpose I/O pin. |
| | | TOT0 | | Output pin for the reload timer |
| | | CKOT | | Output pin for the clock monitor |
| | | INT13R | | External interrupt request input pin |
| 59 | 57 | P82 | M | General purpose I/O pin. |
| | | SIN0 | | Serial data input pin for UART0 |
| | | TIN2 | | Event input pin for the reload timer |
| | | INT14R | | External interrupt request input pin |
| 60 | 58 | P83 | F | General purpose I/O pin. |
| | | SOT0 | | Serial data output pin for UART0 |
| | | TOT2 | | Output pin for the reload timer |

(Continued)

(Continued)

| Type | Circuit | Remarks |
|------|---|--|
| M |  | <ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby) |
| N |  | <ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby) ■ TTL input (with function to disconnect input during standby) <p>Programmable pull-up resistor: 50 kΩ approx</p> |
| O |  | <ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby) ■ A/D converter analog input |

5. Sequence for Turning On the Power Supply to the A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV_{CC} , $AVRH$, $AVRL$) and analog inputs ($AN0$ to $AN23$) after turning-on the digital power supply (V_{CC}).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed $AVRH$ or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

6. Connection of Unused A/D Converter Pins when the A/D Converter is Used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

7. Crystal Oscillator Circuit

The X0, X1 pins and X0A, X1A pins may be possible causes of abnormal operation. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, that the oscillation circuit lines do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.


For each of the mass-production products, request an oscillator evaluation from the manufacturer of the oscillator you are using.

8. Pull-up/down resistors

The MB90340E Series does not support internal pull-up/down resistors (except for the pull-up resistors built into ports 0 to 3). Use external components where needed.

9. Using external clock

To use an external clock, drive the X0 pin and leave the X1 pin open.



10. Precautions when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

11. Notes on operation in PLL clock mode


If PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or the external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

12. Notes on Power-On


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during power-on to 50 μ s or more (0.2 V to 2.7 V)

6. Block Diagrams

■ MB90V340E-101/102



7. Memory Map



| Address | Register | Abbreviation | Access | Resource name | Initial value |
|---------------------|--|--------------|--------|--------------------|-----------------------|
| 000040 _H | PPG 8 Operation Mode Control Register | PPGC8 | W,R/W | 16-bit PPG 8/9 | 0X000XX1 _B |
| 000041 _H | PPG 9 Operation Mode Control Register | PPGC9 | W,R/W | | 0X000001 _B |
| 000042 _H | PPG 8/PPG 9 Count Clock Control Register | PPG89 | R/W | | 000000X0 _B |
| 000043 _H | Reserved | | | | |
| 000044 _H | PPG A Operation Mode Control Register | PPGCA | W,R/W | 16-bit PPG A/B | 0X000XX1 _B |
| 000045 _H | PPG B Operation Mode Control Register | PPGCB | W,R/W | | 0X000001 _B |
| 000046 _H | PPG A/PPG B Count Clock Select Register | PPGAB | R/W | | 000000X0 _B |
| 000047 _H | Reserved | | | | |
| 000048 _H | PPG C Operation Mode Control Register | PPGCC | W,R/W | 16-bit PPG C/D | 0X000XX1 _B |
| 000049 _H | PPG D Operation Mode Control Register | PPGCD | W,R/W | | 0X000001 _B |
| 00004A _H | PPG C/PPG D Count Clock Select Register | PPGCD | R/W | | 000000X0 _B |
| 00004B _H | Reserved | | | | |
| 00004C _H | PPG E Operation Mode Control Register | PPGCE | W,R/W | 16-bit PPG E/F | 0X000XX1 _B |
| 00004D _H | PPG F Operation Mode Control Register | PPGCF | W,R/W | | 0X000001 _B |
| 00004E _H | PPG E/PPG F Count Clock Select Register | PPGEF | R/W | | 000000X0 _B |
| 00004F _H | Reserved | | | | |
| 000050 _H | Input Capture Control Status 0/1 | ICS01 | R/W | Input Capture 0/1 | 00000000 _B |
| 000051 _H | Input Capture Edge 0/1 | ICE01 | R/W, R | | XXX0X0XX _B |
| 000052 _H | Input Capture Control Status 2/3 | ICS23 | R/W | Input Capture 2/3 | 00000000 _B |
| 000053 _H | Input Capture Edge 2/3 | ICE23 | R | | XXXXXXXX _B |
| 000054 _H | Input Capture Control Status 4/5 | ICS45 | R/W | Input Capture 4/5 | 00000000 _B |
| 000055 _H | Input Capture Edge 4/5 | ICE45 | R | | XXXXXXXX _B |
| 000056 _H | Input Capture Control Status 6/7 | ICS67 | R/W | Input Capture 6/7 | 00000000 _B |
| 000057 _H | Input Capture Edge 6/7 | ICE67 | R/W, R | | XXX000XX _B |
| 000058 _H | Output Compare Control Status 0 | OCS0 | R/W | Output Compare 0/1 | 0000XX00 _B |
| 000059 _H | Output Compare Control Status 1 | OCS1 | R/W | | 0XX00000 _B |
| 00005A _H | Output Compare Control Status 2 | OCS2 | R/W | Output Compare 2/3 | 0000XX00 _B |
| 00005B _H | Output Compare Control Status 3 | OCS3 | R/W | | 0XX00000 _B |
| 00005C _H | Output Compare Control Status 4 | OCS4 | R/W | Output Compare 4/5 | 0000XX00 _B |
| 00005D _H | Output Compare Control Status 5 | OCS5 | R/W | | 0XX00000 _B |
| 00005E _H | Output Compare Control Status 6 | OCS6 | R/W | Output Compare 6/7 | 0000XX00 _B |
| 00005F _H | Output Compare Control Status 7 | OCS7 | R/W | | 0XX00000 _B |

(Continued)

List of Message Buffers (DLC Registers and Data Registers) (1)

| Address | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|-----------------|--------------|--------|-----------------------|
| CAN0 | CAN1 | | | | |
| 007A60 _H | 007C60 _H | DLC Register 0 | DLCR0 | R/W | XXXXXXXX _B |
| 007A61 _H | 007C61 _H | | | | |
| 007A62 _H | 007C62 _H | | | | |
| 007A63 _H | 007C63 _H | DLC Register 1 | DLCR1 | R/W | XXXXXXXX _B |
| 007A64 _H | 007C64 _H | | | | |
| 007A65 _H | 007C65 _H | | | | |
| 007A66 _H | 007C66 _H | DLC Register 2 | DLCR2 | R/W | XXXXXXXX _B |
| 007A67 _H | 007C67 _H | | | | |
| 007A68 _H | 007C68 _H | | | | |
| 007A69 _H | 007C69 _H | DLC Register 3 | DLCR3 | R/W | XXXXXXXX _B |
| 007A6A _H | 007C6A _H | | | | |
| 007A6B _H | 007C6B _H | | | | |
| 007A6C _H | 007C6C _H | DLC Register 4 | DLCR4 | R/W | XXXXXXXX _B |
| 007A6D _H | 007C6D _H | | | | |
| 007A6E _H | 007C6E _H | | | | |
| 007A6F _H | 007C6F _H | DLC Register 5 | DLCR5 | R/W | XXXXXXXX _B |
| 007A70 _H | 007C70 _H | | | | |
| 007A71 _H | 007C71 _H | | | | |
| 007A72 _H | 007C72 _H | DLC Register 6 | DLCR6 | R/W | XXXXXXXX _B |
| 007A73 _H | 007C73 _H | | | | |
| 007A74 _H | 007C74 _H | | | | |
| 007A75 _H | 007C75 _H | DLC Register 7 | DLCR7 | R/W | XXXXXXXX _B |
| 007A76 _H | 007C76 _H | | | | |
| 007A77 _H | 007C77 _H | | | | |
| 007A78 _H | 007C78 _H | DLC Register 8 | DLCR8 | R/W | XXXXXXXX _B |
| 007A79 _H | 007C79 _H | | | | |
| 007A7A _H | 007C7A _H | | | | |
| 007A7B _H | 007C7B _H | DLC Register 9 | DLCR9 | R/W | XXXXXXXX _B |
| 007A7C _H | 007C7C _H | | | | |
| 007A7D _H | 007C7D _H | | | | |
| 007A7E _H | 007C7E _H | DLC Register 10 | DLCR10 | R/W | XXXXXXXX _B |
| 007A7F _H | 007C7F _H | | | | |
| | | | | | |
| 007A70 _H | 007C70 _H | DLC Register 11 | DLCR11 | R/W | XXXXXXXX _B |
| 007A71 _H | 007C71 _H | | | | |
| 007A72 _H | 007C72 _H | | | | |
| 007A73 _H | 007C73 _H | DLC Register 12 | DLCR12 | R/W | XXXXXXXX _B |
| 007A74 _H | 007C74 _H | | | | |
| 007A75 _H | 007C75 _H | | | | |
| 007A76 _H | 007C76 _H | DLC Register 13 | DLCR13 | R/W | XXXXXXXX _B |
| 007A77 _H | 007C77 _H | | | | |
| 007A78 _H | 007C78 _H | | | | |
| 007A79 _H | 007C79 _H | DLC Register 14 | DLCR14 | R/W | XXXXXXXX _B |
| 007A7A _H | 007C7A _H | | | | |
| 007A7B _H | 007C7B _H | | | | |
| 007A7C _H | 007C7C _H | DLC Register 15 | DLCR15 | R/W | XXXXXXXX _B |
| 007A7D _H | 007C7D _H | | | | |
| 007A7E _H | 007C7E _H | | | | |
| 007A7F _H | 007C7F _H | | | | |

List of Message Buffers (DLC Registers and Data Registers) (2)

| Address | | Register | Abbreviation | Access | Initial Value |
|--|--|-------------------------------|---------------------|---------------|--|
| CAN0 | CAN1 | | | | |
| 007A80 _H to 007A87 _H | 007C80 _H to 007C87 _H | Data Register 0 (8 bytes) | DTR0 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007A88 _H to 007A8F _H | 007C88 _H to 007C8F _H | Data Register 1 (8 bytes) | DTR1 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007A90 _H to 007A97 _H | 007C90 _H to 007C97 _H | Data Register 2 (8 bytes) | DTR2 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007A98 _H to 007A9F _H | 007C98 _H to 007C9F _H | Data Register 3 (8 bytes) | DTR3 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AA0 _H to 007AA7 _H | 007CA0 _H to 007CA7 _H | Data Register 4 (8 bytes) | DTR4 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AA8 _H to 007AAF _H | 007CA8 _H to 007CAF _H | Data Register 5 (8 bytes) | DTR5 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AB0 _H to 007AB7 _H | 007CB0 _H to 007CB7 _H | Data Register 6 (8 bytes) | DTR6 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AB8 _H to 007ABF _H | 007CB8 _H to 007CBF _H | Data Register 7 (8 bytes) | DTR7 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AC0 _H to 007AC7 _H | 007CC0 _H to 007CC7 _H | Data Register 8 (8 bytes) | DTR8 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AC8 _H to 007ACF _H | 007CC8 _H to 007CCF _H | Data Register 9 (8 bytes) | DTR9 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AD0 _H to 007AD7 _H | 007CD0 _H to 007CD7 _H | Data Register 10 (8 bytes) | DTR10 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AD8 _H to 007ADF _H | 007CD8 _H to 007CDF _H | Data Register 11 (8 bytes) | DTR11 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AE0 _H to 007AE7 _H | 007CE0 _H to 007CE7 _H | Data Register 12 (8 bytes) | DTR12 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AE8 _H to 007AEF _H | 007CE8 _H to 007CEF _H | Data Register 13 (8 bytes) | DTR13 | R/W | XXXXXXXX _B to XXXXXXXX _B |


List of Message Buffers (DLC Registers and Data Registers) (3)

| Address | | Register | Abbreviation | Access | Initial Value |
|--|--|-------------------------------|--------------|--------|--|
| CAN0 | CAN1 | | | | |
| 007AF0 _H to 007AF7 _H | 007CF0 _H to 007CF7 _H | Data Register 14 (8 bytes) | DTR14 | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 007AF8 _H to 007AFF _H | 007CF8 _H to 007CFF _H | Data Register 15 (8 bytes) | DTR15 | R/W | XXXXXXXX _B to XXXXXXXX _B |

11.4.6 Bus Timing (Write)

($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $f_{CP} \leq 24\text{ MHz}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit |
|--|------------|--|-----------|-------------------|-----|------|
| | | | | Min | Max | |
| Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time | t_{AVWL} | A23 to A16, AD15 to AD00, $\overline{\text{WR}}$ | — | $t_{CP} - 15$ | — | ns |
| $\overline{\text{WR}}$ pulse width | t_{WLWH} | $\overline{\text{WR}}$ | | $3 t_{CP}/2 - 20$ | — | ns |
| Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time | t_{DVWH} | AD15 to AD00, $\overline{\text{WR}}$ | | $3 t_{CP}/2 - 20$ | — | ns |
| $\overline{\text{WR}} \uparrow \rightarrow$ Data hold time | t_{WHDX} | AD15 to AD00, $\overline{\text{WR}}$ | | 15 | — | ns |
| $\overline{\text{WR}} \uparrow \rightarrow$ Address valid time | t_{WHAX} | A23 to A16, $\overline{\text{WR}}$ | | $t_{CP}/2 - 10$ | — | ns |
| $\overline{\text{WR}} \uparrow \rightarrow$ ALE \uparrow time | t_{WHLH} | $\overline{\text{WR}}$, ALE | | $t_{CP}/2 - 15$ | — | ns |
| $\overline{\text{WR}} \downarrow \rightarrow$ CLK \uparrow time | t_{WLCH} | $\overline{\text{WR}}$, CLK | | $t_{CP}/2 - 15$ | — | ns |



11.4.9 LIN-UART0/1/2/3

■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0


($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit |
|--|-------------|----------------------------|---|------------------|-----------------|------|
| | | | | Min | Max | |
| Serial clock cycle time | t_{SCYC} | SCK0 to SCK3 | Internal shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$. | $5 t_{CP}$ | — | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | t_{SLOVI} | SCK0 to SCK3, SOT0 to SOT3 | | -50 | +50 | ns |
| Valid SIN \rightarrow SCK \uparrow | t_{IVSHI} | SCK0 to SCK3, SIN0 to SIN3 | | $t_{CP} + 80$ | — | ns |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | t_{SHIXI} | SCK0 to SCK3, SIN0 to SIN3 | | 0 | — | ns |
| Serial clock "L" pulse width | t_{SHSL} | SCK0 to SCK3 | External shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$. | $3 t_{CP} - t_R$ | — | ns |
| Serial clock "H" pulse width | t_{SLSH} | SCK0 to SCK3 | | $t_{CP} + 10$ | — | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | t_{SLOVE} | SCK0 to SCK3, SOT0 to SOT3 | | — | $2 t_{CP} + 60$ | ns |
| Valid SIN \rightarrow SCK \uparrow | t_{IVSHE} | SCK0 to SCK3, SIN0 to SIN3 | | 30 | — | ns |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | t_{SHIXE} | SCK0, SCK1, SIN0 to SIN3 | | $t_{CP} + 30$ | — | ns |
| SCK fall time | t_F | SCK0 to SCK3 | | — | 10 | ns |
| SCK rise time | t_R | SCK0 to SCK3 | | — | 10 | ns |

Note:

- AC characteristic in CLK synchronized mode.
- C_L is load capacity value of pins when testing.
- t_{CP} is internal operating clock cycle time (machine clock) . Refer to “(1) Clock Timing”.


• Internal Shift Clock Mode



11.4.10 Trigger Input Timing

($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = 0.0\text{ V}$)


| Parameter | Symbol | Pin | Condition | Value | | Unit |
|-------------------|--------------------------|--|-----------|------------|-----|------|
| | | | | Min | Max | |
| Input pulse width | t_{TRGH} t_{TRGL} | INT0 to INT15, INT0R to INT15R, ADTG | — | $5 t_{CP}$ | — | ns |




(Continued)


| Part number | Package | Remarks |
|-----------------|--|----------------|
| MB90346EPF | 100-pin plastic QFP (FPT-100P-M06) | |
| MB90346ESPF | | |
| MB90346CEPF | | |
| MB90346CESPF | | |
| MB90346EPMC | 100-pin plastic LQFP (FPT-100P-M20) | |
| MB90346ESPMC | | |
| MB90346CEPMC | | |
| MB90346CESPMC | | |
| MB90347EPF | 100-pin plastic QFP (FPT-100P-M06) | |
| MB90347ESPF | | |
| MB90347CEPF | | |
| MB90347CESPF | | |
| MB90347EPMC | 100-pin plastic LQFP (FPT-100P-M20) | |
| MB90347ESPMC | | |
| MB90347CEPMC | | |
| MB90347CESPMC | | |
| MB90348EPF | 100-pin plastic QFP (FPT-100P-M06) | |
| MB90348ESPF | | |
| MB90348CEPF | | |
| MB90348CESPF | | |
| MB90348EPMC | 100-pin plastic LQFP (FPT-100P-M20) | |
| MB90348ESPMC | | |
| MB90348CEPMC | | |
| MB90348CESPMC | | |
| MB90349EPF | 100-pin plastic QFP (FPT-100P-M06) | |
| MB90349ESPF | | |
| MB90349CEPF | | |
| MB90349CESPF | | |
| MB90349EPMC | 100-pin plastic LQFP (FPT-100P-M20) | |
| MB90349ESPMC | | |
| MB90349CEPMC | | |
| MB90349CESPMC | | |
| MB90V340E-101CR | 299-pin ceramic PGA (PGA-299C-A01) | For evaluation |
| MB90V340E-102CR | | |


14. Package Dimensions

| | | |
|---|--------------------------------|-----------------------|
|  <p>100-pin plastic LQFP</p> <p>(FPT-100P-M20)</p> | Lead pitch | 0.50 mm |
| | Package width × package length | 14.0 mm × 14.0 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.70 mm Max |
| | Weight | 0.65 g |
| | Code (Reference) | P-LFQFP100-14×14-0.50 |



(Continued)

| | | |
|--|--------------------------------|---------------------|
| <p>100-pin plastic QFP</p>  <p>(FPT-100P-M06)</p> | Lead pitch | 0.65 mm |
| | Package width × package length | 14.00 × 20.00 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 3.35 mm MAX |
| | Code (Reference) | P-QFP100-14×20-0.65 |
| | | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Lighting & Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/RF | cypress.com/wireless |

PSoC® Solutions

cypress.com/psoc

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.