

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

<b>-</b> . "	
Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	80
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 24x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90349cepf-g-284e1



# 1. Product Lineup


Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)		
Туре	Evaluation products	Flash memory products	MASK ROM products		
CPU	F <sup>2</sup> MC-16LX CPU				
System clock		ier ( $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, $\times$ 6, 1/2 when PLL stop ution time : 42 ns (4 MHz osc. PLL $\times$ 6)	s)		
ROM	External	512 Kbytes: MB90F345E(S), MB90F345CE(S) 256 Kbytes: MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 128 Kbytes: MB90F347E(S), MB90F347CE(S) 64 Kbytes: MB90F346E(S), MB90F346CE(S)	256 Kbytes: MB90342E(S), MB90342CE(S), MB90349E(S), MB90349CE(S) 128 Kbytes: MB90341E(S), MB90341CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S) 64 Kbytes: MB90346E(S), MB90346CE(S)		
RAM	30 Kbytes	20 Kbytes: MB90F345E(S), MB90F345CE(S) 16 Kbytes: MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 6 Kbytes: MB90F347E(S), MB90F347CE(S) 2 Kbytes: MB90F346E(S), MB90F346CE(S)	16 Kbytes: MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) 6 Kbytes: MB90347E(S), MB90347CE(S) 2 Kbytes: MB90346E(S), MB90346CE(S)		
Emulator-specific power supply*	Yes	_			
Technology	0.35 μm CMOS with regulator for built-in power supply	0.35 μm CMOS with built-in power supply re Flash memory with Charge pump for progra			
Operating voltage range	5 V ± 10%	$3.5\ V$ to $5.5\ V$ : When normal operating (no $4.0\ V$ to $5.5\ V$ : When using the A/D conver $4.5\ V$ to $5.5\ V$ : When using the external bu	ter/Flash programming		
Temperature range	_	-40°C to +105°C			
Package	PGA-299	QFP-100, LQFP-100			
	5 channels	4 channels			
LIN-UART	Wide range of baud rate settings using a dedicated baud rate generator (reload timer)  Special synchronous options for adapting to different synchronous serial protocols  LIN functionality working either as master or slave LIN device				
I <sup>2</sup> C (400 kbps)	2 channels	Devices with a C suffix in the part number : Devices without a C suffix in the part number			



Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)				
A/D Converter	24 input channels	Devices with a C suffix in the part number Devices without a C suffix in the part number	: 24 channels er : 16 channels				
AB CONVERCE		s include sample time (per one channel)					
16-bit Reload Timer (4 channels)		Operation clock frequency : $fsys/2^1$ , $fsys/2^3$ , $fsys/2^5$ ( $fsys = Machine clock frequency$ ) Supports External Event Count function					
16-bit Free-run Timer (2 channels)	Supports Timer Clear who Operation clock freq.: fsy: (fsys = Machine clock free Free-run Timer 0 (clock in	Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq.: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock freq.) Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/2/3 Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7					
16-bit Output Compare (8 channels)		gnal when one of the 16-bit free-run timer ma es can be used to generate an output signal.	tches the output compare register				
16-bit Input Capture (8 channels)	Captures the value of the edge, falling edge, or both	16-bit free-run timer and generates an interror rising and falling edges).	upt when triggered by a pin input (rising				
8/16-bit	8 channels (16-bit) /16 changes Sixteen 8-bit reload count Sixteen 8-bit reload registative 8-bi	ers ers for L pulse width					
Programmable Pulse Generator	8-bit prescaler plus 8-bit Operating clock freq. : fsy-	ters can be configured as one 16-bit reload o					
	3 channels	2 channels : MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	2 channels: MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S) 1 channel: MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)				
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps						









# 3. Pin Description

Pin	No.		1/0	_ "
QFP100* <sup>1</sup>	LQFP100* <sup>2</sup>	Pin name	Circuit type* <sup>3</sup>	Function
		P24 to P27		General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
1 to 4	99 to 2	A20 to A23	G	Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
		P30		General purpose I/O pin.The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.
5	3	ALE	G	Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
	4	P31		General purpose I/O pin.The register can be set to select whether to use a pull-up resistor.  This function is enabled in single-chip mode.
6		4	RD	G
		IN5		Trigger input pin for input capture.
		P32		General purpose I/O pin. The register can be set to select whether to use a <u>pull-up re</u> sistor. This function is enabled either in single-chip mode or when the WR/WRL pin output is disabled.
7	5	WR / WRL	G	Write strobe output pin for the external data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a <u>pull-up</u> resistor. This function is enabled either in single-chip mode or when the WRH pin output is disabled.
O	6	WRH	G	Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.



Pir	ı No.		I/O	
QFP100* <sup>1</sup>	LQFP100*2	Pin name	Circuit type*3	Function
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> .
34	32	AVRL	K	Lower reference voltage input pin for the A/D Converter
35	33	AV <sub>SS</sub>	K	Analog GND pin for the A/D Converter
		P60 to P67		General purpose I/O pins.
36 to 43	34 to 41	AN0 to AN7	],	Analog input pins for the A/D converter
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs
44	42	$V_{SS}$		GND pin
		P70 to P75		General purpose I/O pins.
45 to 50	43 to 48	AN16 to AN21	I	Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT0 to INT5		External interrupt request input pins
51	49	MD2	D	Input pin for specifying the operating mode.
52, 53	50, 51	MD1, MD0	С	Input pins for specifying the operating mode.
54	52	RST	E	Reset input pin
		P76, P77		General purpose I/O pins.
55, 56	53, 54	AN22, AN23	1	Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT6, INT7		External interrupt request input pins
		P80		General purpose I/O pin.
57	55	TIN0	]	Event input pin for the reload timer
57	55	ADTG	<b>-</b>	Trigger input pin for the A/D converter
		INT12R		External interrupt request input pin
		P81		General purpose I/O pin.
58	56	ТОТ0	] F	Output pin for the reload timer
30	56	СКОТ	<b>-</b>	Output pin for the clock monitor
		INT13R		External interrupt request input pin
		P82		General purpose I/O pin.
59	57	SIN0	] <sub>M</sub>	Serial data input pin for UART0
วิช	57	TIN2	] IVI	Event input pin for the reload timer
		INT14R		External interrupt request input pin
		P83		General purpose I/O pin.
60	58	SOT0	F	Serial data output pin for UART0
		TOT2		Output pin for the reload timer



Туре	Circuit	Remarks
M	P-ch Pout  N-ch Nout  R  Automotive input  Standby control for input shutdown	<ul> <li>■ CMOS level output (I<sub>OL</sub> = 4 mA, I<sub>OH</sub> = -4 mA)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> </ul>
N	Pull-up control  P-ch Pout  N-ch Nout  R  TTL input  Standby control for input shutdown	<ul> <li>■ CMOS level output (I<sub>OL</sub> = 4 mA, I<sub>OH</sub> = −4 mA)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ TTL input (with function to disconnect input during standby)</li> <li>Programmable pull-up resistor: 50 kΩ approx</li> </ul>
0	P-ch Pout  Nout  R  CMOS input  Automotive input  Standby control for input shutdown  Analog input	<ul> <li>■ CMOS level output (I<sub>OL</sub> = 4 mA, I<sub>OH</sub> = -4 mA)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ A/D converter analog input</li> </ul>



### Sequence for Turning On the Power Supply to the A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV $_{CC}$ , AVRH, AVRL) and analog inputs (AN0 to AN23) after turning-on the digital power supply (V $_{CC}$ ).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### 6. Connection of Unused A/D Converter Pins when the A/D Converter is Used

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = AVRL = V_{SS}$ .

### 7. Crystal Oscillator Circuit

The X0, X1 pins and X0A, X1A pins may be possible causes of abnormal operation. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, that the oscillation circuit lines do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.


For each of the mass-production products, request an oscillator evaluation from the manufacturer of the oscillator you are using.

### 8. Pull-up/down resistors

The MB90340E Series does not support internal pull-up/down resistors (except for the pull-up resistors built into ports 0 to 3). Use external components where needed.

#### 9. Using external clock

To use an external clock, drive the X0 pin and leave the X1 pin open.



### 10.Precautions when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

### 11. Notes on operation in PLL clock mode

If PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or the external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

#### 12.Notes on Power-On


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during power-on to 50  $\mu$ s or more (0.2 V to 2.7 V)

Document Number: 002-04498 Rev. \*A




# 6. Block Diagrams

#### MB90V340E-101/102





# 7. Memory Map





Address	Register	Abbreviation	Access	Resource name	Initial value
000040 <sub>H</sub>	PPG 8 Operation Mode Control Register	PPGC8	W,R/W		0X000XX1 <sub>B</sub>
000041 <sub>H</sub>	PPG 9 Operation Mode Control Register	PPGC9	W,R/W	16-bit PPG 8/9	0X000001 <sub>B</sub>
000042 <sub>H</sub>	PPG 8/PPG 9 Count Clock Control Register	PPG89	R/W		000000X0 <sub>B</sub>
000043 <sub>H</sub>	Reserved				
000044 <sub>H</sub>	PPG A Operation Mode Control Register	PPGCA	W,R/W		0X000XX1 <sub>B</sub>
000045 <sub>H</sub>	PPG B Operation Mode Control Register	PPGCB	W,R/W	16-bit PPG A/B	0X000001 <sub>B</sub>
000046 <sub>H</sub>	PPG A/PPG B Count Clock Select Register	PPGAB	R/W		000000X0 <sub>B</sub>
000047 <sub>H</sub>	Reserved				
000048 <sub>H</sub>	PPG C Operation Mode Control Register	PPGCC	W,R/W		0X000XX1 <sub>B</sub>
000049 <sub>H</sub>	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit PPG C/D	0X000001 <sub>B</sub>
00004A <sub>H</sub>	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		000000X0 <sub>B</sub>
00004B <sub>H</sub>	Reserved				
00004C <sub>H</sub>	PPG E Operation Mode Control Register	PPGCE	W,R/W		0X000XX1 <sub>B</sub>
00004D <sub>H</sub>	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit PPG E/F	0X000001 <sub>B</sub>
00004E <sub>H</sub>	PPG E/PPG F Count Clock Select Register	PPGEF	R/W		000000X0 <sub>B</sub>
00004F <sub>H</sub>	Reserved				•
000050 <sub>H</sub>	Input Capture Control Status 0/1	ICS01	R/W	Input Conture 0/1	00000000 <sub>B</sub>
000051 <sub>H</sub>	Input Capture Edge 0/1	ICE01	R/W, R	Input Capture 0/1	XXX0X0XX <sub>B</sub>
000052 <sub>H</sub>	Input Capture Control Status 2/3	ICS23	R/W	Input Conture 2/2	00000000 <sub>B</sub>
000053 <sub>H</sub>	Input Capture Edge 2/3	ICE23	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
000054 <sub>H</sub>	Input Capture Control Status 4/5	ICS45	R/W	Input Capture 4/5	00000000 <sub>B</sub>
000055 <sub>H</sub>	Input Capture Edge 4/5	ICE45	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
000056 <sub>H</sub>	Input Capture Control Status 6/7	ICS67	R/W	Input Capture 6/7	00000000 <sub>B</sub>
000057 <sub>H</sub>	Input Capture Edge 6/7	ICE67	R/W, R	Input Capture 6/7	XXX000XX <sub>B</sub>
000058 <sub>H</sub>	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	0000XX00 <sub>B</sub>
000059 <sub>H</sub>	Output Compare Control Status 1	OCS1	R/W	Output Compare 0/1	0XX00000 <sub>B</sub>
00005A <sub>H</sub>	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/3	0000XX00 <sub>B</sub>
00005B <sub>H</sub>	Output Compare Control Status 3	OCS3	R/W	Output Compare 2/3	0XX00000 <sub>B</sub>
00005C <sub>H</sub>	Output Compare Control Status 4	OCS4	R/W	Output Compare 4/5	0000XX00 <sub>B</sub>
00005D <sub>H</sub>	Output Compare Control Status 5	OCS5	R/W	Output Compare 4/3	0XX00000 <sub>B</sub>
00005E <sub>H</sub>	Output Compare Control Status 6	OCS6	R/W	Output Compare 6/7	0000XX00 <sub>B</sub>
00005F <sub>H</sub>	Output Compare Control Status 7	OCS7	R/W	Output Compare 0/1	0XX00000 <sub>B</sub>



# List of Message Buffers (DLC Registers and Data Registers) (1)

Address		B	A11			
CAN0	CAN1		Abbreviation	Access	Initial Value	
007A60 <sub>H</sub>	007C60 <sub>H</sub>	DI O Danistan O	DI ODO		2000000	
007A61 <sub>H</sub>	007C61 <sub>H</sub>	DLC Register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>	
007A62 <sub>H</sub>	007C62 <sub>H</sub>	DI O De vieter 4	DI OD4	DAM	2000000	
007A63 <sub>H</sub>	007C63 <sub>H</sub>	DLC Register 1	DLCR1	R/W	XXXXXXXXB	
007A64 <sub>H</sub>	007C64 <sub>H</sub>	DI C Decistes 2	DI CDO	DAM	VVVVVVV	
007A65 <sub>H</sub>	007C65 <sub>H</sub>	DLC Register 2	DLCR2	R/W	XXXXXXXXB	
007A66 <sub>H</sub>	007C66 <sub>H</sub>	DLC Pogistor 2	DLCR3	R/W	vvvvvvv	
007A67 <sub>H</sub>	007C67 <sub>H</sub>	DLC Register 3	DLCR3	R/VV	XXXXXXXX <sub>B</sub>	
007A68 <sub>H</sub>	007C68 <sub>H</sub>	DLC Pogistor 4	DLCR4	R/W	vvvvvvv	
007A69 <sub>H</sub>	007C69 <sub>H</sub>	DLC Register 4	DLCR4	R/VV	XXXXXXXXB	
007A6A <sub>H</sub>	007C6A <sub>H</sub>	DI C Dogistor F	DI CDE	DAM	vvvvvvv	
007A6B <sub>H</sub>	007C6B <sub>H</sub>	DLC Register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>	
007A6C <sub>H</sub>	007C6C <sub>H</sub>	DLC Register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>	
007A6D <sub>H</sub>	007C6D <sub>H</sub>	DLC Register 0	DLCKO	IV VV	NOV NOVB	
007A6E <sub>H</sub>	007C6E <sub>H</sub>	— DLC Register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>	
007A6F <sub>H</sub>	007C6F <sub>H</sub>	DLC Register 7		IN/ VV	XXXXXXXB	
007A70 <sub>H</sub>	007C70 <sub>H</sub>	DLC Register 8	DLCR8	R/W	XXXXXXXXB	
007A71 <sub>H</sub>	007C71 <sub>H</sub>	DLC Register 6	DECINO			
007A72 <sub>H</sub>	007C72 <sub>H</sub>	DLC Register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>	
007A73 <sub>H</sub>	007C73 <sub>H</sub>	DEC Register 9	DEGING	TOVV	^^^^^B	
007A74 <sub>H</sub>	007C74 <sub>H</sub>	DLC Register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>	
007A75 <sub>H</sub>	007C75 <sub>H</sub>	DEC Register 10	DECIVIO	1000	XXXXXXXB	
007A76 <sub>H</sub>	007C76 <sub>H</sub>	DLC Register 11	DLCR11	R/W	YYYYYYY <sub>-</sub>	
007A77 <sub>H</sub>	007C77 <sub>H</sub>	DEC Register 11	DEGITT	TV VV	XXXXXXXXB	
007A78 <sub>H</sub>	007C78 <sub>H</sub>	— DLC Register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>	
007A79 <sub>H</sub>	007C79 <sub>H</sub>	DEC Register 12	DEGITIZ	TV VV	XXXXXXXB	
007A7A <sub>H</sub>	007C7A <sub>H</sub>	— DLC Register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>	
007A7B <sub>H</sub>	007C7B <sub>H</sub>	DEO Negister 13	DEGICIO	I V V V	WWW B	
007A7C <sub>H</sub>	007C7C <sub>H</sub>	DLC Register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>	
007A7D <sub>H</sub>	007C7D <sub>H</sub>	DEO Negister 14	DEGICIT	I V V V	WWW B	
007A7E <sub>H</sub>	007C7E <sub>H</sub>	DLC Register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>	
007A7F <sub>H</sub>	007C7F <sub>H</sub>	DEO ROGISTO 15	DEOICIO	1000	XXXXXXXX <sub>B</sub>	



### List of Message Buffers (DLC Registers and Data Registers) (2)

Address		D. minten	A b b	A	Initial Maless	
CAN0	CAN1		Abbreviation	Access	Initial Value	
007A80 <sub>H</sub> to 007A87 <sub>H</sub>	007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data Register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007A88 <sub>H</sub> to 007A8F <sub>H</sub>	007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data Register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007A90 <sub>H</sub> to 007A97 <sub>H</sub>	007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data Register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007A98 <sub>H</sub> to 007A9F <sub>H</sub>	007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data Register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AA0 <sub>H</sub> to 007AA7 <sub>H</sub>	007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data Register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AA8 <sub>H</sub> to 007AAF <sub>H</sub>	007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data Register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AB0 <sub>H</sub> to 007AB7 <sub>H</sub>	007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data Register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AB8 <sub>H</sub> to 007ABF <sub>H</sub>	007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data Register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AC0 <sub>H</sub> to 007AC7 <sub>H</sub>	007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data Register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AC8 <sub>H</sub> to 007ACF <sub>H</sub>	007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data Register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AD0 <sub>H</sub> to 007AD7 <sub>H</sub>	007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data Register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AD8 <sub>H</sub> to 007ADF <sub>H</sub>	007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data Register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AE0 <sub>H</sub> to 007AE7 <sub>H</sub>	007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data Register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AE8 <sub>H</sub> to 007AEF <sub>H</sub>	007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data Register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	




### List of Message Buffers (DLC Registers and Data Registers) (3)

Address		Register	Abbreviation	Access	Initial Value	
CAN0	CAN1	Register	Appreviation	Access	illitiai value	
007AF0 <sub>H</sub> to 007AF7 <sub>H</sub>	007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data Register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>	
007AF8 <sub>H</sub> to 007AFF <sub>H</sub>	007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data Register 15 (8 bytes)	DTR15	R/W	XXXXXXXB to XXXXXXXXB	



### 11.4.6 Bus Timing (Write)

Parameter	Symbol	Pin	Condition	Val	Unit	
raiametei	Syllibol	IIIDOI FIII		Min	Max	Onit
Valid address $ ightarrow \overline{WR} \downarrow time$	t <sub>AVWL</sub>	A23 to A1 <u>6, A</u> D15 to AD00, WR		t <sub>CP</sub> -15		ns
WR pulse width	t <sub>WLWH</sub>	WR		3 t <sub>CP</sub> /2 - 20	_	ns
Valid data output $ ightarrow \overline{WR} \uparrow$ time	t <sub>DVWH</sub>	AD15 to AD00, WR		3 t <sub>CP</sub> /2 — 20	_	ns
$\overline{ m WR}\!\!\uparrow  o$ Data hold time	t <sub>WHDX</sub>	AD15 to AD00, WR		15	_	ns
$\overline{ m WR}\!\!\uparrow  o $ Address valid time	t <sub>WHAX</sub>	A23 to A16, WR		t <sub>CP</sub> /2 - 10	_	ns
$\overline{\mathrm{WR}} \uparrow \longrightarrow \mathrm{ALE} \uparrow \mathrm{time}$	t <sub>WHLH</sub>	WR, ALE		t <sub>CP</sub> /2 — 15	_	ns
$\overline{ m WR} \downarrow  ightarrow  m CLK \uparrow time$	t <sub>WLCH</sub>	WR, CLK		t <sub>CP</sub> /2 — 15		ns






#### 11.4.9 LIN-UART0/1/2/3

### ■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0

Dorometer	Cumbal	Pin	Condition	Va	Unit	
Parameter	Symbol	PIII	Condition	Min	Max	Ullit
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3		5 t <sub>CP</sub>		ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	-50	+50	ns
Valid SIN → SCK↑	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3	mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	t <sub>CP</sub> + 80		ns
SCK ↑ → Valid SIN hold time	t <sub>SHIXI</sub>	SCK0 to SCK3, SIN0 to SIN3		0		ns
Serial clock "L" pulse width	t <sub>SHSL</sub>	SCK0 to SCK3		3 t <sub>CP</sub> - t <sub>R</sub>	—	ns
Serial clock "H" pulse width	t <sub>SLSH</sub>	SCK0 to SCK3		t <sub>CP</sub> + 10		ns
$SCK \downarrow \;  o \; SOT \; delay \; time$	t <sub>SLOVE</sub>	SCK0 to SCK3, SOT0 to SOT3		_	2 t <sub>CP</sub> + 60	ns
Valid SIN → SCK↑	t <sub>IVSHE</sub>	SCK0 to SCK3, SIN0 to SIN3	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	30	_	ns
SCK ↑ → Valid SIN hold time	t <sub>SHIXE</sub>	SCK0, SCK1, SIN0 to SIN3		t <sub>CP</sub> + 30	_	ns
SCK fall time	t <sub>F</sub>	SCK0 to SCK3			10	ns
SCK rise time	t <sub>R</sub>	SCK0 to SCK3			10	ns

#### Note:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is load capacity value of pins when testing.
  t<sub>CP</sub> is internal operating clock cycle time (machine clock) . Refer to " (1) Clock Timing".






# 11.4.10 Trigger Input Timing

(T\_A = -40°C to +105°C, V\_{CC} = 5.0 V 
$$\pm$$
 10%, f\_{CP}  $\leq$  24 MHz, V\_{SS} = 0.0 V)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	Oilit
Input pulse width	t <sub>TRGH</sub>	INT0 to INT15, INT0R to INT15R, ADTG		5 t <sub>CP</sub>	_	ns






Part number	Package	Remarks	
MB90346EPF			
MB90346ESPF	100-pin plastic QFP		
MB90346CEPF	(FPT-100P-M06)		
MB90346CESPF			
MB90346EPMC			
MB90346ESPMC	100-pin plastic LQFP		
MB90346CEPMC	(FPT-100P-M20)		
MB90346CESPMC			
MB90347EPF			
MB90347ESPF	100-pin plastic QFP		
MB90347CEPF	(FPT-100P-M06)		
MB90347CESPF			
MB90347EPMC			
MB90347ESPMC	100-pin plastic LQFP		
MB90347CEPMC	(FPT-100P-M20)		
MB90347CESPMC			
MB90348EPF			
MB90348ESPF	100-pin plastic QFP		
MB90348CEPF	(FPT-100P-M06)		
MB90348CESPF			
MB90348EPMC			
MB90348ESPMC	100-pin plastic LQFP		
MB90348CEPMC	(FPT-100P-M20)		
MB90348CESPMC			
MB90349EPF			
MB90349ESPF	100-pin plastic QFP		
MB90349CEPF	(FPT-100P-M06)		
MB90349CESPF			
MB90349EPMC			
MB90349ESPMC	100-pin plastic LQFP		
MB90349CEPMC	(FPT-100P-M20)		
MB90349CESPMC			
MB90V340E-101CR	299-pin ceramic PGA	For evaluation	
MB90V340E-102CR	(PGA-299C-A01)	i oi evaluation	





# 14. Package Dimensions

100-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Weight	0.65 g
(FPT-100P-M20)	Code (Reference)	P-LFQFP100-14×14-0.50











### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Lighting & Power Control

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/powerpsoc

cypress.com/powerpsoc

cypress.com/memory

cypress.com/psoc

PSoC cypress.com/psoc
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

### PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.