

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	80
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 24x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90349cepf-g-408e1


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2. Pin Assignments

MB90341E(S), MB90342E(S), MB90F342E(S), MB90F345E(S), MB90346E(S), MB90F346E(S), MB90347E(S), MB90F347E(S), MB90348E(S), MB90349E(S), MB90F349E(S)









Pin No.			I/O	-			
QFP100* ¹	LQFP100* ²	Pin name	Circuit type* ³	Function			
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV_{CC} .			
34	32	AVRL	К	Lower reference voltage input pin for the A/D Converter			
35	33	AV _{SS}	К	Analog GND pin for the A/D Converter			
		P60 to P67		General purpose I/O pins.			
36 to 43	34 to 41	AN0 to AN7	1	Analog input pins for the A/D converter			
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs			
44	42	V _{SS}		GND pin			
		P70 to P75		General purpose I/O pins.			
45 to 50	43 to 48	AN16 to AN21	1	Analog input pins for the A/D converter (devices with a C suffix in the part number)			
		INT0 to INT5		External interrupt request input pins			
51	49	MD2	D	Input pin for specifying the operating mode.			
52, 53	50, 51	MD1, MD0	С	Input pins for specifying the operating mode.			
54	52	RST	E	Reset input pin			
		P76, P77		General purpose I/O pins.			
55, 56	53, 54	AN22, AN23	1	Analog input pins for the A/D converter (devices with a C suffix in the part number)			
		INT6, INT7		External interrupt request input pins			
		P80		General purpose I/O pin.			
F7		TIN0	F	Event input pin for the reload timer			
57	55	ADTG		Trigger input pin for the A/D converter			
		INT12R		External interrupt request input pin			
		P81		General purpose I/O pin.			
50	50	ТОТО	F	Output pin for the reload timer			
58	56	СКОТ		Output pin for the clock monitor			
		INT13R		External interrupt request input pin			
		P82		General purpose I/O pin.			
50	F 7	SIN0		Serial data input pin for UART0			
59	9 57 TI		M	Event input pin for the reload timer			
		INT14R	1	External interrupt request input pin			
		P83	1	General purpose I/O pin.			
60	58	SOT0	F	Serial data output pin for UART0			
		TOT2		Output pin for the reload timer			



Pin	Pin No.		.I/O	Emethan				
QFP100* ¹	LQFP100* ²	Pin name	Circuit type* ³	Function				
		P17		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.				
96	94		G	This function is enabled in single-chip mode.				
		AD15		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.				
	P20 to P23			General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.				
97 to 100	95 to 98	A16 to A19	G	Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).				
	P			Output pins for PPGs				


1 : FPT-100P-M06

2 : FPT-100P-M20

3 : For I/O circuit type, refer to "I/O Circuit Type".



4. I/O Circuit Type







5. Sequence for Turning On the Power Supply to the A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (AN0 to AN23) after turning-on the digital power supply (V_{CC}).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

6.Connection of Unused A/D Converter Pins when the A/D Converter is Used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

7. Crystal Oscillator Circuit

The X0, X1 pins and X0A, X1A pins may be possible causes of abnormal operation. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, that the oscillation circuit lines do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.


For each of the mass-production products, request an oscillator evaluation from the manufacturer of the oscillator you are using.

8. Pull-up/down resistors

The MB90340E Series does not support internal pull-up/down resistors (except for the pull-up resistors built into ports 0 to 3). Use external components where needed.

9. Using external clock

To use an external clock, drive the X0 pin and leave the X1 pin open.



10.Precautions when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

11.Notes on operation in PLL clock mode

If PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or the external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


12.Notes on Power-On

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during power-on to 50 μ s or more (0.2 V to 2.7 V)





MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345CE(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346E(S), MB90F346CE(S), MB90347CE(S), MB90347CE(S), MB90F347CE(S), MB907347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90F349E(S), MB90F349CE(S)





Address	Register	Abbreviation	Access	Resource name	Initial value
000040 _H	PPG 8 Operation Mode Control Register	PPGC8	W,R/W		0X000XX1 _B
000041 _H	PPG 9 Operation Mode Control Register	PPGC9	W,R/W	16-bit PPG 8/9	0X000001 _B
000042 _H	PPG 8/PPG 9 Count Clock Control Register	PPG89	R/W		000000X0 _B
000043 _H	Reserved			•	
000044 _H	PPG A Operation Mode Control Register	PPGCA	W,R/W		0X000XX1 _B
000045 _H	PPG B Operation Mode Control Register	PPGCB	W,R/W	16-bit PPG A/B	0X000001 _B
000046 _H	PPG A/PPG B Count Clock Select Register	PPGAB	R/W		000000X0 _B
000047 _H	Reserved	·			·
000048 _H	PPG C Operation Mode Control Register	PPGCC	W,R/W		0X000XX1 _B
000049 _H	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit PPG C/D	0X000001 _B
00004A _H	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		000000X0 _B
00004B _H	Reserved	·		·	
00004C _H	PPG E Operation Mode Control Register	PPGCE	W,R/W		0X000XX1 _B
00004D _H	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit PPG E/F	0X000001 _B
00004E _H	PPG E/PPG F Count Clock Select Register	PPGEF	R/W		000000X0 _B
00004F _H	Reserved	·			
000050 _H	Input Capture Control Status 0/1	ICS01	R/W	Input Conturo 0/1	00000000 _B
000051 _H	Input Capture Edge 0/1	ICE01	R/W, R	Input Capture 0/1	XXX0X0XX _B
000052 _H	Input Capture Control Status 2/3	ICS23	R/W	Input Conturo 2/2	00000000 _B
000053 _H	Input Capture Edge 2/3	ICE23	R	Input Capture 2/3	XXXXXXXX _B
000054 _H	Input Capture Control Status 4/5	ICS45	R/W	Input Capture 4/5	00000000 _B
000055 _H	Input Capture Edge 4/5	ICE45	R	Input Capture 4/5	XXXXXXXAB
000056 _H	Input Capture Control Status 6/7	ICS67	R/W	Input Capture 6/7	00000000 _B
000057 _H	Input Capture Edge 6/7	ICE67	R/W, R		XXX000XX _B
000058 _H	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	0000XX00 _B
000059 _H	Output Compare Control Status 1	OCS1	R/W	Output Compare of I	0XX00000 _B
00005A _H	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/3	0000XX00 _B
00005B _H	Output Compare Control Status 3	OCS3	R/W		0XX00000 _B
00005C _H	Output Compare Control Status 4	OCS4	R/W	Output Compare 4/5	0000XX00 _B
00005D _H	Output Compare Control Status 5	OCS5	R/W		0XX00000 _B
00005E _H	Output Compare Control Status 6	OCS6	R/W	Output Compare 6/7	0000XX00 _B
00005F _H	Output Compare Control Status 7	OCS7	R/W		0XX00000 _B



9. CAN Controllers

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
- Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
- 29-bit ID and 8-byte data
- Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
- Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers (1)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1	- Register	Abbreviation	ALLESS	
000070 _H	000080 _H	Message Buffer	BVALR	R/W	00000000 _B
000071 _H	000081 _H	Valid Register	DVALI		00000000B
000072 _H	000082 _H	Transmit Request	TREOR	R/W	00000000 _B
000073 _H	000083 _H	Register	INEQN		00000000B
000074 _H	000084 _H	Transmit Cancel	TCANR	W	00000000 _B
000075 _H	000085 _H	Register	TCAINE	vv	00000000B
000076 _H	000086 _H	Transmission	TCR	R/W	00000000 _B 00000000 _B
000077 _H	000087 _H	Complete Register	ICK		
000078 _H	000088 _H	Receive Complete	RCR	R/W	00000000 _B
000079 _H	000089 _H	Register	NON		00000000B
00007A _H	00008A _H	Remote Request	RRTRR	R/W	00000000 _B
00007B _H	00008B _H	Receiving Register		rv/ v v	00000000B
00007C _H	00008C _H	Receive Overrun	ROVRR	R/W	00000000 _B
00007D _H	00008D _H	Register			00000000B
00007E _H	00008E _H	Reception Interrupt	RIER	R/W	00000000 _B
00007F _H	00008F _H	Enable Register			00000000B





Address		Deviator	Abbroviation	A	Initial Value
CAN0	CAN1	Register	Abbreviation	Access	
007A40 _H	007C40 _H				XXXXXXXAB
007A41 _H	007C41 _H	ID Desister 0		DAA	XXXXXXXXB
007A42 _H	007C42 _H	ID Register 8	IDR8	R/W	XXXXXXXX _B
007A43 _H	007C43 _H				XXXXXXXXB
007A44 _H	007C44 _H				XXXXXXXX _B
007A45 _H	007C45 _H	ID Register 9	IDR9	R/W	XXXXXXXX
007A46 _H	007C46 _H				XXXXXXXX _B
007A47 _H	007C47 _H				XXXXXXXXB
007A48 _H	007C48 _H				XXXXXXXX _B
007A49 _H	007C49 _H	ID Register 10	IDR10	R/W	XXXXXXXAB
007A4A _H	007C4A _H			R/W	XXXXXXXAB
007A4B _H	007C4B _H				XXXXXXXXB
007A4C _H	007C4C _H				XXXXXXXXB
007A4D _H	007C4D _H	ID Register 11	IDR11	R/W	XXXXXXXXB
007A4E _H	007C4E _H				XXXXXXXX _B
007A4F _H	007C4F _H				XXXXXXXXB
007A50 _H	007C50 _H			R/W	XXXXXXXAB
007A51 _H	007C51 _H	ID Register 12	IDR12		XXXXXXXXB
007A52 _H	007C52 _H				XXXXXXXAB
007A53 _H	007C53 _H				XXXXXXXXB
007A54 _H	007C54 _H				XXXXXXXXB
007A55 _H	007C55 _H	ID Register 13	IDR13	R/W	XXXXXXXXB
007A56 _H	007C56 _H				XXXXXXXAB
007A57 _H	007C57 _H				XXXXXXXXB
007A58 _H	007C58 _H				XXXXXXXAB
007A59 _H	007C59 _H	ID Register 14	IDR14	R/W	XXXXXXXXB
007A5A _H	007C5A _H				XXXXXXXAB
007A5B _H	007C5B _H				XXXXXXXXB
007A5C _H	007C5C _H				XXXXXXXAB
007A5D _H	007C5D _H	ID Register 15	IDR15	R/W	XXXXXXXXB
007A5E _H	007C5E _H			K/W	XXXXXXXAB
007A5F _H	007C5F _H			XXXXXXXXB	



Address		Deviator	Abbroviction	A	
CAN0	CAN1	Register	Abbreviation	Access	Initial Value
007A80 _H to 007A87 _H	007C80 _H to 007C87 _H	Data Register 0 (8 bytes)			XXXXXXXXB to XXXXXXXXB
007A88 _H to 007A8F _H	007C88 _H to 007C8F _H	Data Register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB
007A90 _H to 007A97 _H	007C90 _H to 007C97 _H	Data Register 2 (8 bytes)	DTR2	R/W	XXXXXXXX _B to XXXXXXX _B
007A98 _H to 007A9F _H	007C98 _H to 007C9F _H	Data Register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB
007AA0 _H to 007AA7 _H	007CA0 _H to 007CA7 _H	Data Register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB
007AA8 _H to 007AAF _H	007CA8 _H to 007CAF _H	Data Register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXB
007AB0 _H to 007AB7 _H	007CB0 _H to 007CB7 _H	Data Register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXB
007AB8 _H to 007ABF _H	007CB8 _H to 007CBF _H	Data Register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXB
007AC0 _H to 007AC7 _H	007CC0 _H to 007CC7 _H	Data Register 8 (8 bytes)	DTR8	R/W	XXXXXXXX _B to XXXXXXX _B
007AC8 _H to 007ACF _H	007CC8 _H to 007CCF _H	Data Register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXB
007AD0 _H to 007AD7 _H	007CD0 _H to 007CD7 _H	Data Register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXB
007AD8 _H to 007ADF _H	007CD8 _H to 007CDF _H	Data Register 11 (8 bytes)	DTR11	R/W	XXXXXXXX _B to XXXXXXX _B
007AE0 _H to 007AE7 _H	007CE0 _H to 007CE7 _H	Data Register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXB
007AE8 _H to 007AEF _H	007CE8 _H to 007CEF _H	Data Register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB

List of Message Buffers (DLC Registers and Data Registers) (2)



10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	El ² OS	DMA channel	Interru	pt vector	Interru reç	ot control jister
·	Support	number	Number	Address	Number	Address
Reset	N	—	#08	FFFFDC _H	 	
INT9 instruction	N		#09	FFFFD8 _H		
Exception	N		#10	FFFFD4 _H		
CAN 0 RX	N		#11	FFFFD0 _H	ICR00	0000000
CAN 0 TX/NS	N		#12	FFFFCC _H	ICROU	0000B0 _H
CAN 1 RX / Input Capture 6	Y1		#13	FFFFC8 _H	10001	000001
CAN 1 TX/NS / Input Capture 7	Y1		#14	FFFFC4 _H	- ICR01	0000B1 _H
CAN 2 RX / I ² C0	N		#15	FFFFC0 _H	ICR02	0000000
CAN 2 TX/NS	N		#16	FFFFBC _H		0000B2 _H
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H	10000	000000
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 _H	ICR03	0000B3 _H
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 _H		0000B4 _H
16-bit Reload Timer 3	Y1		#20	FFFFAC _H	- ICR04	
PPG 0/1/4/5	N		#21	FFFFA8 _H	ICDOS	0000B5 _H
PPG 2/3/6/7	N		#22	FFFFA4 _H	- ICR05	
PPG 8/9/C/D	N		#23	FFFFA0 _H	ICDOC	0000000
PPG A/B/E/F	N		#24	FFFF9C _H	- ICR06	0000B6 _H
Time Base Timer	N		#25	FFFF98 _H	ICR07	000007
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94 _H		0000B7 _H
Watch Timer	N		#27	FFFF90 _H	ICR08	000000
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8C _H	ICRU6	0000B8 _H
A/D Converter	Y1	5	#29	FFFF88 _H	10000	0000000
Free-run Timer 0 / Free-run Timer 1	N		#30	FFFF84 _H	- ICR09	0000B9 _H
Input Capture 4/5 / I ² C1	Y1	6	#31	FFFF80 _H	ICR10	00000
Output Compare 0/1/4/5	Y1	7	#32	FFFF7C _H		0000BA _H
Input Capture 0 to 3	Y1	8	#33	FFFF78 _H		0000000
Output Compare 2/3/6/7	Y1	9	#34	FFFF74 _H	- ICR11	0000BB _H
UART 0 RX	Y2	10	#35	FFFF70 _H	ICR12	000000
UART 0 TX	Y1	11	#36	FFFF6C _H		0000BC _H
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68 _H	ICR13	000080
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64 _H		0000BD _H



11.3 DC Characteristics

Devenueter	Symb	Pin	Value Value		11	Domorko		
Parameter	ol		Condition	Min	Тур	Max	Unit	Remarks
	V _{IHS}			0.8 V _{CC}		V _{CC} + 0.3	v	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P85)
	V _{IHA}			0.8 V _{CC}		$V_{CC} + 0.3$	V	Port inputs if Automotive input levels are selected
Input H	V _{IHT}			2.0		$V_{CC} + 0.3$	V	Port inputs if TTL input levels are selected
voltage (At V _{CC} = 5 V ± 10%)	V _{IHS}			0.7 V _{CC}		$V_{CC} + 0.3$	v	P12, P50, P82, P85 inputs if CMOS input levels are selected
	V _{IHI}			0.7 V _{CC}		V _{CC} + 0.3	v	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	V _{IHR}			0.8 V _{CC}		$V_{CC} + 0.3$	V	RST input pin (CMOS hysteresis)
	V _{IHM}			$V_{\rm CC} - 0.3$		$V_{CC} + 0.3$	V	MD input pin
	V _{ILS}			V _{SS} – 0.3		0.2 V _{CC}	v	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P85)
	V _{ILA}			$V_{\rm SS} - 0.3$		0.5 V _{CC}	V	Port inputs if Automotive input levels are selected
Input L	V _{ILT}			$V_{\rm SS} - 0.3$		0.8	V	Port inputs if TTL input levels are selected
voltage (At V _{CC} = 5 V ± 10%)	V _{ILS}			V _{SS} -0.3		0.3 V _{CC}	v	P12, P50, P82, P85 inputs if CMOS input levels are selected
	V _{ILI}			V _{SS} - 0.3		0.3 V _{CC}	v	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	V _{ILR}		<u> </u>	$V_{\rm SS} - 0.3$		0.2 V _{CC}	V	RST input pin (CMOS hysteresis)
	V _{ILM}			$V_{\rm SS} - 0.3$		$V_{SS} + 0.3$	V	MD input pin
Output H voltage	V _{OH}	Normal outputs	$V_{CC} = 4.5 V,$ $I_{OH} = -4.0 mA$	V _{CC} - 0.5			V	
Output H voltage	V _{OHI}	I ² C current outputs	$V_{CC} = 4.5 V,$ $I_{OH} = -3.0 mA$	V _{CC} - 0.5			v	
Output L voltage	V _{OL}	Normal outputs	$V_{CC} = 4.5 V,$ $I_{OL} = 4.0 mA$			0.4	v	
Output L voltage	V _{OLI}	I ² C current outputs	$V_{CC} = 4.5 V,$ $I_{OL} = 3.0 mA$			0.4	V	

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)




11.4.3 Power On Reset

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0.0 \text{ V})$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Falameter	Symbol	EIII	Condition	Min	Мах	Onne	Nemarks
Power on rise time	t _R	V _{CC}		0.05	30	ms	
Power off time	t _{OFF}	V _{CC}		1		ms	Waiting time until power-on



Note: : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



11.4.4 Clock Output Timing

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, f_{CP} \le 24 \text{ MHz})$


Paramotor	Symbol Pin	Condition	Value		Unit	Remarks	
Falameter	Parameter Symbol		Fill Collution		Max		Onit
Cycle time	t _{CYC} CL	CLK		62.5	—	ns	$f_{CP} = 16 \text{ MHz}$
				41.67	—	ns	$f_{CP} = 24 \text{ MHz}$
	$CLK \uparrow \rightarrow CLK \downarrow$ t_{CHCL}	CLK		20		ns	$f_{CP} = 16 \text{ MHz}$
$CLK \mid \rightarrow CLK \downarrow$				13		ns	$f_{CP} = 24 \text{ MHz}$



11.4.10 Trigger Input Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = 0.0 V)

Parameter	Symbol	Pin	Condition	Value		Unit
Falameter				Min	Max	Unit
Input pulse width		INT0 to INT15, INT0R to INT15R, ADTG		5 t _{CP}		ns





11.5 A/D Converter

 $(T_{\text{A}} = -40^{\circ}\text{C to} + 105^{\circ}\text{C}, \ 3.0 \text{ V} \le \text{AVRH} - \text{AVRL}, \ \text{V}_{\text{CC}} = \text{AV}_{\text{CC}} = 5.0 \text{ V} \pm 10\%, \ \text{f}_{\text{CP}} \le 24 \text{ MHz}, \ \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Deremeter	Cumhal	Pin	Value				Remarks
Parameter	Symbol		Min	Тур	Max	Unit	Remarks
Resolution		—			10	bit	
Total error		—			±3.0	LSB	
Nonlinearity error		—			±2.5	LSB	
Differential nonlinearity error					±1.9	LSB	
Zero reading voltage	V _{OT}	AN0 to AN23	AVRL — 1.5 × LSB	AVRL + 0.5 × LSB	AVRL + 2.5 × LSB	V	
Full scale reading voltage	V _{FST}	AN0 to AN23	AVRH — 3.5 × LSB	AVRH — 1.5 × LSB	AVRH + 0.5 × LSB	V	
Compare time		_	1.0		16500	μS	$4.5~\text{V}{\leq}~\text{AV}_{\text{CC}}{\leq}~5.5~\text{V}$
			2.0				$4.0 \ V \le AV_{CC} \le 4.5 \ V$
Sampling time			0.5		∞	μs	$4.5~\text{V}{\leq}~\text{AV}_{\text{CC}}{\leq}~5.5~\text{V}$
			1.2				$4.0 \ \text{V} \le \text{AV}_{\text{CC}} \le 4.5 \ \text{V}$
Analog port input current	I _{AIN}	AN0 to AN23	-0.3		+0.3	μA	
Analog input voltage range	V _{AIN}	AN0 to AN23	AVRL		AVRH	V	
Reference		AVRH	AVRL + 2.7		AV _{CC}	V	
voltage range		AVRL	0		AVRH - 2.7	V	
Power supply	I _A	AV _{CC}		3.5	7.5	mA	
current	I _{AH}	AV _{CC}			5	μΑ	*
Reference	I _R	AVRH		600	900	μΑ	
voltage current	I _{RH}	AVRH			5	μΑ	*
Offset between input channels		AN0 to AN23			4	LSB	

*: If the A/D convertor is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$). **Note:** : The accuracy gets worse as |AVRH - AVRL| becomes smaller.




11.8 Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks	
Falameter	Conditions	Min	Тур	Max	Unit	Remarks	
Sector erase time			1	15	S	Excludes programming prior to erasure	
Chip erase time	$T_A = +25^{\circ}C$ $V_{CC} = 5.0 V$		9		S	Excludes programming prior to erasure	
Word (16-bit width) programming time			16	3600	μs	Except for the over head time of the system	
Program/Erase cycle	—	10000			cycle		
Flash Data Retention Time	Average T _A = +85°C	20			year	*	

*: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at +85°C).




■ MB90F347E, MB90F347ES, MB90F347CE, MB90F347CES





■ MB90F342E, MB90F342ES, MB90F342CE, MB90F342CES





Part number	Package	Remarks		
MB90346EPF				
MB90346ESPF	100-pin plastic QFP			
MB90346CEPF	(FPT-100P-M06)			
MB90346CESPF				
MB90346EPMC				
MB90346ESPMC	100-pin plastic LQFP			
MB90346CEPMC	(FPT-100P-M20)			
MB90346CESPMC				
MB90347EPF				
MB90347ESPF	100-pin plastic QFP			
MB90347CEPF	(FPT-100P-M06)			
MB90347CESPF				
MB90347EPMC				
MB90347ESPMC	100-pin plastic LQFP			
MB90347CEPMC	(FPT-100P-M20)			
MB90347CESPMC				
MB90348EPF				
MB90348ESPF	100-pin plastic QFP			
MB90348CEPF	(FPT-100P-M06)			
MB90348CESPF				
MB90348EPMC				
MB90348ESPMC	100-pin plastic LQFP			
MB90348CEPMC	(FPT-100P-M20)			
MB90348CESPMC				
MB90349EPF				
MB90349ESPF	100-pin plastic QFP			
MB90349CEPF	(FPT-100P-M06)			
MB90349CESPF				
MB90349EPMC				
MB90349ESPMC	100-pin plastic LQFP			
MB90349CEPMC	(FPT-100P-M20)			
MB90349CESPMC				
MB90V340E-101CR	299-pin ceramic PGA	For evaluation		
MB90V340E-102CR	(PGA-299C-A01)			



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®] Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.