



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 24x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90349cespfv-gs-297e1

(Continued)



3. Pin Description

Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
1 to 4	99 to 2	P24 to P27	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A20 to A23		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
5	3	P30	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
6	4	P31	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		\overline{RD}		External read strobe output pin. This function is enabled when the external bus is enabled.
		IN5		Trigger input pin for input capture.
7	5	P32	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the $\overline{WR/WRL}$ pin output is disabled.
		$\overline{WR} / \overline{WRL}$		Write strobe output pin for the external data bus. This function is enabled when both the external bus and the $\overline{WR/WRL}$ pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access while \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the \overline{WRH} pin output is disabled.
		\overline{WRH}		Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the \overline{WRH} output pin is enabled.

(Continued)

Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
86	84	P11	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD09		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		TOT1		Output pin for the reload timer
87	85	P12	N	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD10		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		SIN3		Serial data input pin for UART3
		INT11R		External interrupt request input pin
88	86	P13	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD11		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		SOT3		Serial data output pin for UART3
89	87	P14	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD12		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		SCK3		Clock I/O pin for UART3
90	88	V _{CC}	—	Power (3.5 V to 5.5 V) input pin
91	89	V _{SS}	—	GND pin
92	90	X1	A	Main clock output pin
93	91	X0		Main clock input pin
94	92	P15	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD13		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
95	93	P16	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD14		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.

(Continued)

(Continued)

Pin No.		Pin name	I/O Circuit type*3	Function
QFP100*1	LQFP100*2			
96	94	P17	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD15		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
97 to 100	95 to 98	P20 to P23	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A16 to A19		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).
		PPG9, PPGB, PP GD, PPGF		Output pins for PPGs

1 : FPT-100P-M06

2 : FPT-100P-M20

3 : For I/O circuit type, refer to "I/O Circuit Type".

Address	Register	Abbreviation	Access	Resource name	Initial value
0000A5 _H	Automatic Ready Function Select Register	ARSR	W	External Memory Access	0011XX00 _B
0000A6 _H	External Address Output Control Register	HACR	W		00000000 _B
0000A7 _H	Bus Control Signal Selection Register	ECSR	W		0000000X _B
0000A8 _H	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXXX11 _B
0000A9 _H	Time Base Timer Control Register	TBTC	W,R/W	Time Base Timer	1XX00100 _B
0000AA _H	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 _B
0000AB _H	Reserved				
0000AC _H	DMA Enable L Register	DERL	R/W	DMA	00000000 _B
0000AD _H	DMA Enable H Register	DERH	R/W		00000000 _B
0000AE _H	Flash Control Status Register (Flash memory devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 _B
0000AF _H	Reserved				
0000B0 _H	Interrupt Control Register 00	ICR00	W,R/W	Interrupt Control	00000111 _B
0000B1 _H	Interrupt Control Register 01	ICR01	W,R/W		00000111 _B
0000B2 _H	Interrupt Control Register 02	ICR02	W,R/W		00000111 _B
0000B3 _H	Interrupt Control Register 03	ICR03	W,R/W		00000111 _B
0000B4 _H	Interrupt Control Register 04	ICR04	W,R/W		00000111 _B
0000B5 _H	Interrupt Control Register 05	ICR05	W,R/W		00000111 _B
0000B6 _H	Interrupt Control Register 06	ICR06	W,R/W		00000111 _B
0000B7 _H	Interrupt Control Register 07	ICR07	W,R/W		00000111 _B
0000B8 _H	Interrupt Control Register 08	ICR08	W,R/W		00000111 _B
0000B9 _H	Interrupt Control Register 09	ICR09	W,R/W		00000111 _B
0000BA _H	Interrupt Control Register 10	ICR10	W,R/W		00000111 _B
0000BB _H	Interrupt Control Register 11	ICR11	W,R/W		00000111 _B
0000BC _H	Interrupt Control Register 12	ICR12	W,R/W		00000111 _B
0000BD _H	Interrupt Control Register 13	ICR13	W,R/W		00000111 _B
0000BE _H	Interrupt Control Register 14	ICR14	W,R/W		00000111 _B
0000BF _H	Interrupt Control Register 15	ICR15	W,R/W		00000111 _B
0000C0 _H	D/A Converter Data 0	DAT0	R/W	D/A Converter	XXXXXXXX _B
0000C1 _H	D/A Converter Data 1	DAT1	R/W		XXXXXXXX _B
0000C2 _H	D/A Control 0	DACR0	R/W		XXXXXXXX0 _B
0000C3 _H	D/A Control 1	DACR1	R/W		XXXXXXXX0 _B

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0000C4 _H , 0000C5 _H	Reserved				
0000C6 _H	External Interrupt Enable 0	ENIR0	R/W	External Interrupt 0	00000000 _B
0000C7 _H	External Interrupt Source 0	EIRR0	R/W		XXXXXXXX _B
0000C8 _H	External Interrupt Level Setting 0	ELVR0	R/W		00000000 _B
0000C9 _H	External Interrupt Level Setting 0	ELVR0	R/W		00000000 _B
0000CA _H	External Interrupt Enable 1	ENIR1	R/W	External Interrupt 1	00000000 _B
0000CB _H	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX _B
0000CC _H	External Interrupt Level Setting 1	ELVR1	R/W		00000000 _B
0000CD _H	External Interrupt Level Setting 1	ELVR1	R/W		00000000 _B
0000CE _H	External Interrupt Source Select	EISSR	R/W		00000000 _B
0000CF _H	PLL/Sub clock Control Register	PSCCR	W	PLL	XXXX0000 _B
0000D0 _H	DMA Buffer Address Pointer L Register	BAPL	R/W	DMA	XXXXXXXX _B
0000D1 _H	DMA Buffer Address Pointer M Register	BAPM	R/W		XXXXXXXX _B
0000D2 _H	DMA Buffer Address Pointer H Register	BAPH	R/W		XXXXXXXX _B
0000D3 _H	DMA Control Register	DMACS	R/W		XXXXXXXX _B
0000D4 _H	I/O Register Address Pointer L Register	IOAL	R/W		XXXXXXXX _B
0000D5 _H	I/O Register Address Pointer H Register	IOAH	R/W		XXXXXXXX _B
0000D6 _H	Data Counter L Register	DCTL	R/W		XXXXXXXX _B
0000D7 _H	Data Counter H Register	DCTH	R/W		XXXXXXXX _B
0000D8 _H	Serial Mode Register 2	SMR2	W,R/W	UART2	00000000 _B
0000D9 _H	Serial Control Register 2	SCR2	W,R/W		00000000 _B
0000DA _H	Reception/Transmission Data Register 2	RDR2/TDR2	R/W		00000000 _B
0000DB _H	Serial Status Register 2	SSR2	R,R/W		00001000 _B
0000DC _H	Extended Communication Control Register 2	ECCR2	R,W, R/W		000000XX _B
0000DD _H	Extended Status Control Register 2	ESCR2	R/W		00000100 _B
0000DE _H	Baud Rate Generator Register 20	BGR20	R/W		00000000 _B
0000DF _H	Baud Rate Generator Register 21	BGR21	R/W		00000000 _B
0000E0 _H to 0000EF _H	Reserved for CAN Controller 2. Refer to "CAN Controllers"				
0000F0 _H to 0000FF _H	External				

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
007900 _H	Reload Register L0	PRLLO	R/W	16-bit PPG 0/1	XXXXXXXX _B
007901 _H	Reload Register H0	PRLH0	R/W		XXXXXXXX _B
007902 _H	Reload Register L1	PRLLO1	R/W		XXXXXXXX _B
007903 _H	Reload Register H1	PRLH1	R/W		XXXXXXXX _B
007904 _H	Reload Register L2	PRLLO2	R/W	16-bit PPG 2/3	XXXXXXXX _B
007905 _H	Reload Register H2	PRLH2	R/W		XXXXXXXX _B
007906 _H	Reload Register L3	PRLLO3	R/W		XXXXXXXX _B
007907 _H	Reload Register H3	PRLH3	R/W	16-bit PPG 4/5	XXXXXXXX _B
007908 _H	Reload Register L4	PRLLO4	R/W		XXXXXXXX _B
007909 _H	Reload Register H4	PRLH4	R/W		XXXXXXXX _B
00790A _H	Reload Register L5	PRLLO5	R/W		XXXXXXXX _B
00790B _H	Reload Register H5	PRLH5	R/W	16-bit PPG 6/7	XXXXXXXX _B
00790C _H	Reload Register L6	PRLLO6	R/W		XXXXXXXX _B
00790D _H	Reload Register H6	PRLH6	R/W		XXXXXXXX _B
00790E _H	Reload Register L7	PRLLO7	R/W		XXXXXXXX _B
00790F _H	Reload Register H7	PRLH7	R/W	16-bit PPG 8/9	XXXXXXXX _B
007910 _H	Reload Register L8	PRLLO8	R/W		XXXXXXXX _B
007911 _H	Reload Register H8	PRLH8	R/W		XXXXXXXX _B
007912 _H	Reload Register L9	PRLLO9	R/W		XXXXXXXX _B
007913 _H	Reload Register H9	PRLH9	R/W	16-bit PPG A/B	XXXXXXXX _B
007914 _H	Reload Register LA	PRLLOA	R/W		XXXXXXXX _B
007915 _H	Reload Register HA	PRLHA	R/W		XXXXXXXX _B
007916 _H	Reload Register LB	PRLLOB	R/W		XXXXXXXX _B
007917 _H	Reload Register HB	PRLHB	R/W	16-bit PPG C/D	XXXXXXXX _B
007918 _H	Reload Register LC	PRLLOC	R/W		XXXXXXXX _B
007919 _H	Reload Register HC	PRLHC	R/W		XXXXXXXX _B
00791A _H	Reload Register LD	PRLLOD	R/W		XXXXXXXX _B
00791B _H	Reload Register HD	PRLHD	R/W	16-bit PPG E/F	XXXXXXXX _B
00791C _H	Reload Register LE	PRLLOE	R/W		XXXXXXXX _B
00791D _H	Reload Register HE	PRLHE	R/W		XXXXXXXX _B
00791E _H	Reload Register LF	PRLLOF	R/W		XXXXXXXX _B
00791F _H	Reload Register HF	PRLHF	R/W	Input Capture 0/1	XXXXXXXX _B
007920 _H	Input Capture 0	IPCP0	R		XXXXXXXX _B
007921 _H	Input Capture 0	IPCP0	R		XXXXXXXX _B
007922 _H	Input Capture 1	IPCP1	R		XXXXXXXX _B
007923 _H	Input Capture 1	IPCP1	R	XXXXXXXX _B	

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value	
007948 _H	Timer 0/Reload 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX _B	
007949 _H			R/W		XXXXXXXX _B	
00794A _H	Timer 1/Reload 1	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX _B	
00794B _H			R/W		XXXXXXXX _B	
00794C _H	Timer 2/Reload 2	TMR2/TMRLR2	R/W	16-bit Reload Timer 2	XXXXXXXX _B	
00794D _H			R/W		XXXXXXXX _B	
00794E _H	Timer 3/Reload 3	TMR3/TMRLR3	R/W	16-bit Reload Timer 3	XXXXXXXX _B	
00794F _H			R/W		XXXXXXXX _B	
007950 _H	Serial Mode Register 3	SMR3	W,R/W	UART3	00000000 _B	
007951 _H	Serial Control Register 3	SCR3	W,R/W		00000000 _B	
007952 _H	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 _B	
007953 _H	Serial Status Register 3	SSR3	R,R/W		00001000 _B	
007954 _H	Extended Communication Control Register 3	ECCR3	R,W,R/W		000000XX _B	
007955 _H	Extended Status Control Register	ESCR3	R/W		00000100 _B	
007956 _H	Baud Rate Generator Register 30	BGR30	R/W		00000000 _B	
007957 _H	Baud Rate Generator Register 31	BGR31	R/W		00000000 _B	
007958 _H	Serial Mode Register 4	SMR4	W,R/W		UART4	00000000 _B
007959 _H	Serial Control Register 4	SCR4	W,R/W			00000000 _B
00795A _H	Reception/Transmission Data Register 4	RDR4/TDR4	R/W	00000000 _B		
00795B _H	Serial Status Register 4	SSR4	R,R/W	00001000 _B		
00795C _H	Extended Communication Control Register 4	ECCR4	R,W,R/W	000000XX _B		
00795D _H	Extended Status Control Register	ESCR4	R/W	00000100 _B		
00795E _H	Baud Rate Generator Register 40	BGR40	R/W	00000000 _B		
00795F _H	Baud Rate Generator Register 41	BGR41	R/W	00000000 _B		
007960 _H to 00796B _H	Reserved					
00796C _H	Clock Output Enable Register	CLKR	R/W	Clock Monitor	XXXX0000 _B	
00796D _H	Reserved					
00796E _H	CAN Direct Mode Register	CDMR	R/W	CAN Clock sync	XXXXXXXX0 _B	
00796F _H	CAN Switch Register	CANSWR	R/W	CAN 0/1	XXXXXXXX0 _B	

(Continued)

List of Message Buffers (ID Registers) (1)


Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A00 _H to 007A1F _H	007C00 _H to 007C1F _H	General- Purpose RAM	—	R/W	XXXXXXXX _B to XXXXXXXX _B
007A20 _H	007C20 _H	ID Register 0	IDR0	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A21 _H	007C21 _H				
007A22 _H	007C22 _H				
007A23 _H	007C23 _H				
007A24 _H	007C24 _H	ID Register 1	IDR1	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A25 _H	007C25 _H				
007A26 _H	007C26 _H				
007A27 _H	007C27 _H				
007A28 _H	007C28 _H	ID Register 2	IDR2	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A29 _H	007C29 _H				
007A2A _H	007C2A _H				
007A2B _H	007C2B _H				
007A2C _H	007C2C _H	ID Register 3	IDR3	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A2D _H	007C2D _H				
007A2E _H	007C2E _H				
007A2F _H	007C2F _H				
007A30 _H	007C30 _H	ID Register 4	IDR4	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A31 _H	007C31 _H				
007A32 _H	007C32 _H				
007A33 _H	007C33 _H				
007A34 _H	007C34 _H	ID Register 5	IDR5	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A35 _H	007C35 _H				
007A36 _H	007C36 _H				
007A37 _H	007C37 _H				
007A38 _H	007C38 _H	ID Register 6	IDR6	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A39 _H	007C39 _H				
007A3A _H	007C3A _H				
007A3B _H	007C3B _H				
007A3C _H	007C3C _H	ID Register 7	IDR7	R/W	XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B XXXXXXXX _B
007A3D _H	007C3D _H				
007A3E _H	007C3E _H				
007A3F _H	007C3F _H				

List of Message Buffers (DLC Registers and Data Registers) (2)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A80 _H to 007A87 _H	007C80 _H to 007C87 _H	Data Register 0 (8 bytes)	DTR0	R/W	XXXXXXXX _B to XXXXXXXX _B
007A88 _H to 007A8F _H	007C88 _H to 007C8F _H	Data Register 1 (8 bytes)	DTR1	R/W	XXXXXXXX _B to XXXXXXXX _B
007A90 _H to 007A97 _H	007C90 _H to 007C97 _H	Data Register 2 (8 bytes)	DTR2	R/W	XXXXXXXX _B to XXXXXXXX _B
007A98 _H to 007A9F _H	007C98 _H to 007C9F _H	Data Register 3 (8 bytes)	DTR3	R/W	XXXXXXXX _B to XXXXXXXX _B
007AA0 _H to 007AA7 _H	007CA0 _H to 007CA7 _H	Data Register 4 (8 bytes)	DTR4	R/W	XXXXXXXX _B to XXXXXXXX _B
007AA8 _H to 007AAF _H	007CA8 _H to 007CAF _H	Data Register 5 (8 bytes)	DTR5	R/W	XXXXXXXX _B to XXXXXXXX _B
007AB0 _H to 007AB7 _H	007CB0 _H to 007CB7 _H	Data Register 6 (8 bytes)	DTR6	R/W	XXXXXXXX _B to XXXXXXXX _B
007AB8 _H to 007ABF _H	007CB8 _H to 007CBF _H	Data Register 7 (8 bytes)	DTR7	R/W	XXXXXXXX _B to XXXXXXXX _B
007AC0 _H to 007AC7 _H	007CC0 _H to 007CC7 _H	Data Register 8 (8 bytes)	DTR8	R/W	XXXXXXXX _B to XXXXXXXX _B
007AC8 _H to 007ACF _H	007CC8 _H to 007CCF _H	Data Register 9 (8 bytes)	DTR9	R/W	XXXXXXXX _B to XXXXXXXX _B
007AD0 _H to 007AD7 _H	007CD0 _H to 007CD7 _H	Data Register 10 (8 bytes)	DTR10	R/W	XXXXXXXX _B to XXXXXXXX _B
007AD8 _H to 007ADF _H	007CD8 _H to 007CDF _H	Data Register 11 (8 bytes)	DTR11	R/W	XXXXXXXX _B to XXXXXXXX _B
007AE0 _H to 007AE7 _H	007CE0 _H to 007CE7 _H	Data Register 12 (8 bytes)	DTR12	R/W	XXXXXXXX _B to XXXXXXXX _B
007AE8 _H to 007AEF _H	007CE8 _H to 007CEF _H	Data Register 13 (8 bytes)	DTR13	R/W	XXXXXXXX _B to XXXXXXXX _B

(Continued)

- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Sample recommended circuits:



- *6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.
- *7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- *8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Continued)

 ($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)


Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input leak current	I_{IL}	—	$V_{CC} = 5.5\text{ V}$, $V_{SS} < V_I < V_{CC}$	-1	—	+1	μA	
Pull-up resistance	R_{UP}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, $\overline{\text{RST}}$	—	25	50	100	$\text{k}\Omega$	
Pull-down resistance	R_{DOWN}	MD2	—	25	50	100	$\text{k}\Omega$	Except Flash memory devices
Power supply current*	I_{CC}	V_{CC}	$V_{CC} = 5.0\text{ V}$, Internal frequency : 24 MHz, At normal operation.	—	55	70	mA	
			$V_{CC} = 5.0\text{ V}$, Internal frequency : 24 MHz, At writing Flash memory.	—	70	85	mA	Flash memory devices
			$V_{CC} = 5.0\text{ V}$, Internal frequency : 24 MHz, At erasing Flash memory.	—	75	90	mA	Flash memory devices
	I_{CCS}		$V_{CC} = 5.0\text{ V}$, Internal frequency : 24 MHz, In Sleep mode.	—	25	35	mA	
	I_{CTS}		$V_{CC} = 5.0\text{ V}$, Internal frequency : 2 MHz, In Main Timer mode	—	0.3	0.8	mA	
	$I_{CTSPLL6}$		$V_{CC} = 5.0\text{ V}$, Internal frequency : 24 MHz, In PLL Timer mode, external frequency = 4 MHz	—	4	7	mA	
	I_{CCL}		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In sub operation $T_A = +25^{\circ}\text{C}$	—	70	140	μA	
	I_{CCLS}		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In sub sleep $T_A = +25^{\circ}\text{C}$	—	20	50	μA	
	I_{CCT}		$V_{CC} = 5.0\text{ V}$ Internal frequency : 8 kHz, In watch mode $T_A = +25^{\circ}\text{C}$	—	10	35	μA	
I_{CCH}	$V_{CC} = 5.0\text{ V}$, In Stop mode, $T_A = +25^{\circ}\text{C}$	—	7	25	μA			
Input capacitance	C_{IN}	Other than C, AV_{CC} , AV_{SS} , $AVRH$, $AVRL$, V_{CC} , V_{SS}	—	—	5	15	pF	

* : The power supply current is measured with an external clock.


11.4.3 Power On Reset

($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Power on rise time	t_R	V_{CC}	—	0.05	30	ms	
Power off time	t_{OFF}	V_{CC}	—	1	—	ms	Waiting time until power-on



Note: : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.




11.4.4 Clock Output Timing

($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $f_{CP} \leq 24\text{ MHz}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	CLK	—	62.5	—	ns	$f_{CP} = 16\text{ MHz}$
				41.67	—	ns	$f_{CP} = 24\text{ MHz}$
CLK $\uparrow \rightarrow$ CLK \downarrow	t_{CHCL}	CLK	—	20	—	ns	$f_{CP} = 16\text{ MHz}$
				13	—	ns	$f_{CP} = 24\text{ MHz}$

11.4.5 Bus Timing (Read)
 $(T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, V_{CC} = 5.0\text{ V} \pm 10\%, V_{SS} = 0.0\text{ V}, f_{CP} \leq 24\text{ MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
ALE pulse width	t_{LHLL}	ALE	—	$t_{CP}/2 - 10$	—	ns
Valid address → ALE ↓ time	t_{AVLL}	ALE, A23 to A16, AD15 to AD00		$t_{CP}/2 - 20$	—	ns
ALE ↓ → Address valid time	t_{LLAX}	ALE, AD15 to AD00		$t_{CP}/2 - 15$	—	ns
Valid address → RD ↓ time	t_{AVRL}	A23 to A16, AD15 to AD00, $\overline{\text{RD}}$		$t_{CP} - 15$	—	ns
Valid address → Valid data input	t_{AVDV}	A23 to A16, AD15 to AD00		—	$5 t_{CP}/2 - 60$	ns
$\overline{\text{RD}}$ pulse width	t_{RLRH}	$\overline{\text{RD}}$		$3 t_{CP}/2 - 20$	—	ns
$\overline{\text{RD}}$ ↓ → Valid data input	t_{RLDV}	$\overline{\text{RD}}$, AD15 to AD00		—	$3 t_{CP}/2 - 50$	ns
$\overline{\text{RD}}$ ↑ → Data hold time	t_{RHDX}	$\overline{\text{RD}}$, AD15 to AD00		0	—	ns
$\overline{\text{RD}}$ ↑ → ALE ↑ time	t_{RHLH}	$\overline{\text{RD}}$, ALE		$t_{CP}/2 - 15$	—	ns
$\overline{\text{RD}}$ ↑ → Address valid time	t_{RHAX}	$\overline{\text{RD}}$, A23 to A16		$t_{CP}/2 - 10$	—	ns
Valid address → CLK ↑ time	t_{AVCH}	A23 to A16, AD15 to AD00, CLK		$t_{CP}/2 - 16$	—	ns
$\overline{\text{RD}}$ ↓ → CLK ↑ time	t_{RLCH}	$\overline{\text{RD}}$, CLK		$t_{CP}/2 - 15$	—	ns
ALE ↓ → $\overline{\text{RD}}$ ↓ time	t_{LLRL}	ALE, $\overline{\text{RD}}$	$t_{CP}/2 - 15$	—	ns	




11.4.8 Hold Timing

($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $f_{CP} \leq 24\text{ MHz}$)


Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Pin floating \rightarrow $\overline{\text{HAK}} \downarrow$ time	t_{XHAL}	$\overline{\text{HAK}}$		30	t_{CP}	ns
$\overline{\text{HAK}} \uparrow$ time \rightarrow Pin valid time	t_{HAHV}	$\overline{\text{HAK}}$		t_{CP}	$2 t_{\text{CP}}$	ns

Note: : There is more than 1 cycle from when HRQ reads in until the $\overline{\text{HAK}}$ is changed.




If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.

• Analog input circuit model




Note: : Use the values in the figure only as a guideline.


■ MB90F342E, MB90F342ES, MB90F342CE, MB90F342CES




■ I/O characteristics



14. Package Dimensions


<p style="text-align: center;">100-pin plastic LQFP</p>  <p style="text-align: center;">(FPT-100P-M20)</p>	Lead pitch	0.50 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Weight	0.65 g
	Code (Reference)	P-LFQFP100-14×14-0.50

**100-pin plastic LQFP
(FPT-100P-M20)**



Note 1) * : These dimensions do not include resin protrusion.
 Note 2) Pins width and pins thickness include plating thickness.
 Note 3) Pins width do not include tie bar cutting remainder.

Details of "A" part



© 2005-2010 FUJITSU SEMICONDUCTOR LIMITED F100031S-c-3-5

Dimensions in mm (inches).
Note: The values in parentheses are reference values

15. Major Changes

Spanсион Publication Number: DS07-13747-4E

Page	Section	Change Results
—	—	Deleted the part numbers; MB90F343E(S), MB90F343CE(S)
51	Electrical Characteristics Absolute Maximum Ratings	Added “*6” in remark for “L” level maximum output current and “H” level maximum output current. Added “*7” in remark for “L” level average output current and “H” level average output current. Added “*8” in remark for “L” level average overall output current and “H” level average overall output current.
52		Added as follows. “*6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.” “*7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.” “*8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.”

NOTE: Please see “Document History” about later revised information.

Document History

Document Title: MB90340E Series F2MC-16LX 16-bit Microcontroller Datasheet Document Number: 002-04498				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	08/23/2010	Migrated to Cypress and assigned document number 002-04498. No change to document contents or format.
*A	5221535	AKIH	05/04/2016	Updated to Cypress template