



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	80
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90349epmc-gs-560e1

(Continued)

(TOP VIEW)




(FPT-100P-M20)

* : X0A, X1A : devices without an S suffix in the part number
 P40, P4 : devices with an S suffix in the part number



■ MB90V340E-101/MB90V340E-102

(TOP VIEW)



(FPT-100P-M06)

* : X0A, X1A : MB90V340E-102
P40, P41 : MB90V340E-101

This pin assignment is for using MB90V340E-101/102 via probecable as MB90340E.

(Continued)




3. Pin Description

Pin No.		Pin name	I/O Circuit type ^{*3}	Function
QFP100 ^{*1}	LQFP100 ^{*2}			
1 to 4	99 to 2	P24 to P27	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A20 to A23		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Trigger input pins for input captures.
5	3	P30	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Trigger input pin for input capture.
6	4	P31	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		<u>RD</u>		External read strobe output pin. This function is enabled when the external bus is enabled.
		IN5		Trigger input pin for input capture.
7	5	P32	G	General purpose I/O pin. The register can be set to select whether to use a <u>pull-up resistor</u> . This function is enabled either in single-chip mode or when the WR/WRL pin output is disabled.
		<u>WR / WRL</u>		Write strobe output pin for the <u>external data bus</u> . This function is enabled when both the external bus and the WR/WRL pin output are enabled. <u>WRL</u> is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin.
8	6	P33	G	General purpose I/O pin. The register can be set to select whether to use a <u>pull-up resistor</u> . This function is enabled either in single-chip mode or when the WRH pin output is disabled.
		<u>WRH</u>		Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.

(Continued)




Pin No.		Pin name	I/O Circuit type ^{*3}	Function
QFP100 ^{*1}	LQFP100 ^{*2}			
61	59	P84	F	General purpose I/O pin.
		SCK0		Clock I/O pin for UART0
		INT15R		External interrupt request input pin
62	60	P85	M	General purpose I/O pin.
		SIN1		Serial data input pin for UART1
63	61	P86	F	General purpose I/O pin.
		SOT1		Serial data output pin for UART1
64	62	P87	F	General purpose I/O pin.
		SCK1		Clock I/O pin for UART1
65	63	V _{CC}	—	Power (3.5 V to 5.5 V) input pin
66	64	V _{SS}	—	GND pin
67 to 70	65 to 68	P90 to P93	F	General purpose I/O pins
		PPG1, 3, 5, 7		Output pins for PPGs
71 to 74	69 to 72	P94 to P97	F	General purpose I/O pins
		OUT0 to OUT3		Waveform output pins for output compares. This function is enabled when the OCU enables waveform output.
75	73	PA0	F	General purpose I/O pin.
		RX0		RX input pin for CAN0 Interface
		INT8R		External interrupt request input pin
76	74	PA1	F	General purpose I/O pin.
		TX0		TX Output pin for CAN0
77 to 84	75 to 82	P00 to P07	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
		INT8 to INT15		External interrupt request input pins.
85	83	P10	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD08		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
		TIN1		Event input pin for the reload timer


(Continued)

Type	Circuit	Remarks
F	 <p>Pout Nout R CMOS hysteresis input Automotive input Standby control for input shutdown</p>	<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS hysteresis input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby)
G	 <p>Pull-up control P-ch Pout Nout R CMOS hysteresis input Automotive input TTL input Standby control for input shutdown</p>	<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS hysteresis input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby) ■ TTL input (with function to disconnect input during standby) ■ Programmable pull-up resistor: $50 \text{ k}\Omega$ approx.
H	 <p>Pout Nout R CMOS hysteresis input Automotive input Standby control for input shutdown</p>	<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 3 \text{ mA}$, $I_{OH} = -3 \text{ mA}$) ■ CMOS hysteresis input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby)

(Continued)

(Continued)

Type	Circuit	Remarks
M		<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby)
N		<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby) ■ TTL input (with function to disconnect input during standby) <p>Programmable pull-up resistor: $50 \text{ k}\Omega$ approx</p>
O		<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS input (with function to disconnect input during standby) ■ Automotive input (with function to disconnect input during standby) ■ A/D converter analog input



Note: An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address $00C000_H$ is accessed, the data at $FFC000_H$ in ROM is actually accessed.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

As a result, the image between $FF8000_H$ and $FFFFFH$ is visible in bank 00, while the image between $FF0000_H$ and $FF7FFF_H$ is visible only in bank FF.

Address	Register	Abbreviation	Access	Resource name	Initial value
007900 _H	Reload Register L0	PRLLO	R/W	16-bit PPG 0/1	XXXXXXXX _B
007901 _H	Reload Register H0	PRLH0	R/W		XXXXXXXX _B
007902 _H	Reload Register L1	PRLL1	R/W		XXXXXXXX _B
007903 _H	Reload Register H1	PRLH1	R/W		XXXXXXXX _B
007904 _H	Reload Register L2	PRLL2	R/W	16-bit PPG 2/3	XXXXXXXX _B
007905 _H	Reload Register H2	PRLH2	R/W		XXXXXXXX _B
007906 _H	Reload Register L3	PRLL3	R/W		XXXXXXXX _B
007907 _H	Reload Register H3	PRLH3	R/W		XXXXXXXX _B
007908 _H	Reload Register L4	PRLL4	R/W	16-bit PPG 4/5	XXXXXXXX _B
007909 _H	Reload Register H4	PRLH4	R/W		XXXXXXXX _B
00790A _H	Reload Register L5	PRLL5	R/W		XXXXXXXX _B
00790B _H	Reload Register H5	PRLH5	R/W		XXXXXXXX _B
00790C _H	Reload Register L6	PRLL6	R/W	16-bit PPG 6/7	XXXXXXXX _B
00790D _H	Reload Register H6	PRLH6	R/W		XXXXXXXX _B
00790E _H	Reload Register L7	PRLL7	R/W		XXXXXXXX _B
00790F _H	Reload Register H7	PRLH7	R/W		XXXXXXXX _B
007910 _H	Reload Register L8	PRLL8	R/W	16-bit PPG 8/9	XXXXXXXX _B
007911 _H	Reload Register H8	PRLH8	R/W		XXXXXXXX _B
007912 _H	Reload Register L9	PRLL9	R/W		XXXXXXXX _B
007913 _H	Reload Register H9	PRLH9	R/W		XXXXXXXX _B
007914 _H	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX _B
007915 _H	Reload Register HA	PRLHA	R/W		XXXXXXXX _B
007916 _H	Reload Register LB	PRLLB	R/W		XXXXXXXX _B
007917 _H	Reload Register HB	PRLHB	R/W		XXXXXXXX _B
007918 _H	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX _B
007919 _H	Reload Register HC	PRLHC	R/W		XXXXXXXX _B
00791A _H	Reload Register LD	PRLLD	R/W		XXXXXXXX _B
00791B _H	Reload Register HD	PRLHD	R/W		XXXXXXXX _B
00791C _H	Reload Register LE	PRLLE	R/W	16-bit PPG E/F	XXXXXXXX _B
00791D _H	Reload Register HE	PRLHE	R/W		XXXXXXXX _B
00791E _H	Reload Register LF	PRLLF	R/W		XXXXXXXX _B
00791F _H	Reload Register HF	PRLHF	R/W		XXXXXXXX _B
007920 _H	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXX _B
007921 _H	Input Capture 0	IPCP0	R		XXXXXXXX _B
007922 _H	Input Capture 1	IPCP1	R		XXXXXXXX _B
007923 _H	Input Capture 1	IPCP1	R		XXXXXXXX _B

(Continued)

List of Message Buffers (ID Registers) (1)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
007A00 _H to 007A1F _H	007C00 _H to 007C1F _H	General-Purpose RAM	—	R/W	XXXXXXXXX _B to XXXXXXXXX _B
007A20 _H	007C20 _H	ID Register 0	IDR0	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A21 _H	007C21 _H				XXXXXXXXX _B XXXXXXXXX _B
007A22 _H	007C22 _H				XXXXXXXXX _B XXXXXXXXX _B
007A23 _H	007C23 _H				XXXXXXXXX _B XXXXXXXXX _B
007A24 _H	007C24 _H				XXXXXXXXX _B XXXXXXXXX _B
007A25 _H	007C25 _H				XXXXXXXXX _B XXXXXXXXX _B
007A26 _H	007C26 _H				XXXXXXXXX _B XXXXXXXXX _B
007A27 _H	007C27 _H				XXXXXXXXX _B XXXXXXXXX _B
007A28 _H	007C28 _H	ID Register 1	IDR1	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A29 _H	007C29 _H				XXXXXXXXX _B XXXXXXXXX _B
007A2A _H	007C2A _H				XXXXXXXXX _B XXXXXXXXX _B
007A2B _H	007C2B _H				XXXXXXXXX _B XXXXXXXXX _B
007A2C _H	007C2C _H	ID Register 2	IDR2	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A2D _H	007C2D _H				XXXXXXXXX _B XXXXXXXXX _B
007A2E _H	007C2E _H				XXXXXXXXX _B XXXXXXXXX _B
007A2F _H	007C2F _H				XXXXXXXXX _B XXXXXXXXX _B
007A30 _H	007C30 _H	ID Register 3	IDR3	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A31 _H	007C31 _H				XXXXXXXXX _B XXXXXXXXX _B
007A32 _H	007C32 _H				XXXXXXXXX _B XXXXXXXXX _B
007A33 _H	007C33 _H				XXXXXXXXX _B XXXXXXXXX _B
007A34 _H	007C34 _H	ID Register 4	IDR4	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A35 _H	007C35 _H				XXXXXXXXX _B XXXXXXXXX _B
007A36 _H	007C36 _H				XXXXXXXXX _B XXXXXXXXX _B
007A37 _H	007C37 _H				XXXXXXXXX _B XXXXXXXXX _B
007A38 _H	007C38 _H	ID Register 5	IDR5	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A39 _H	007C39 _H				XXXXXXXXX _B XXXXXXXXX _B
007A3A _H	007C3A _H				XXXXXXXXX _B XXXXXXXXX _B
007A3B _H	007C3B _H				XXXXXXXXX _B XXXXXXXXX _B
007A3C _H	007C3C _H	ID Register 6	IDR6	R/W	XXXXXXXXX _B XXXXXXXXX _B
007A3D _H	007C3D _H				XXXXXXXXX _B XXXXXXXXX _B
007A3E _H	007C3E _H				XXXXXXXXX _B XXXXXXXXX _B
007A3F _H	007C3F _H				XXXXXXXXX _B XXXXXXXXX _B
		ID Register 7	IDR7	R/W	XXXXXXXXX _B XXXXXXXXX _B
					XXXXXXXXX _B XXXXXXXXX _B

10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	EI ² OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
Reset	N	—	#08	FFFFFDCH	—	—
INT9 instruction	N	—	#09	FFFFFD8H	—	—
Exception	N	—	#10	FFFFFD4H	—	—
CAN 0 RX	N	—	#11	FFFFD0H	ICR00	0000B0H
CAN 0 TX/NS	N	—	#12	FFFFFCCH		
CAN 1 RX / Input Capture 6	Y1	—	#13	FFFFC8H	ICR01	0000B1H
CAN 1 TX/NS / Input Capture 7	Y1	—	#14	FFFFC4H		
CAN 2 RX / I ² C0	N	—	#15	FFFFC0H	ICR02	0000B2H
CAN 2 TX/NS	N	—	#16	FFFFBCH		
16-bit Reload Timer 0	Y1	0	#17	FFFFB8H	ICR03	0000B3H
16-bit Reload Timer 1	Y1	1	#18	FFFFB4H		
16-bit Reload Timer 2	Y1	2	#19	FFFFB0H	ICR04	0000B4H
16-bit Reload Timer 3	Y1	—	#20	FFFFACH		
PPG 0/1/4/5	N	—	#21	FFFFA8H	ICR05	0000B5H
PPG 2/3/6/7	N	—	#22	FFFFA4H		
PPG 8/9/C/D	N	—	#23	FFFFA0H	ICR06	0000B6H
PPG A/B/E/F	N	—	#24	FFFF9CH		
Time Base Timer	N	—	#25	FFFF98H	ICR07	0000B7H
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94H		
Watch Timer	N	—	#27	FFFF90H	ICR08	0000B8H
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8CH		
A/D Converter	Y1	5	#29	FFFF88H	ICR09	0000B9H
Free-run Timer 0 / Free-run Timer 1	N	—	#30	FFFF84H		
Input Capture 4/5 / I ² C1	Y1	6	#31	FFFF80H	ICR10	0000BAH
Output Compare 0/1/4/5	Y1	7	#32	FFFF7CH		
Input Capture 0 to 3	Y1	8	#33	FFFF78H	ICR11	0000BBH
Output Compare 2/3/6/7	Y1	9	#34	FFFF74H		
UART 0 RX	Y2	10	#35	FFFF70H	ICR12	0000BCH
UART 0 TX	Y1	11	#36	FFFF6CH		
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68H	ICR13	0000BDH
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64H		

(Continued)

(Continued)

Interrupt cause	EI ² OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX / UART 4 RX	Y2	14	#39	FFFF60 _H	ICR14	0000BE _H
UART 2 TX / UART 4 TX	Y1	15	#40	FFFF5C _H		
Flash Memory	N	—	#41	FFFF58 _H	ICR15	0000BF _H
Delayed Interrupt	N	—	#42	FFFF54 _H		

Y1 : Usable

Y2 : Usable, with EI²OS stop function

N : Unusable

- Note:**
- The peripheral resources sharing the ICR register have the same interrupt level.
 - When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
 - When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.

11.4 AC Characteristics



11.4.1 Clock Timing



($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_C	X0, X1	3	—	16	MHz	When using an oscillation circuit
			4	—	16	MHz	PLL multiplied by 1 When using an oscillation circuit
			4	—	12	MHz	PLL multiplied by 2 When using an oscillation circuit
			4	—	8	MHz	PLL multiplied by 3 When using an oscillation circuit
			4	—	6	MHz	PLL multiplied by 4 When using an oscillation circuit
			—	—	4	MHz	PLL multiplied by 6 When using an oscillation circuit
			3	—	24	MHz	When using an external clock*
	f_{CL}	X0A, X1A	—	32.768	100	kHz	
Clock cycle time	t_{CYL}	X0, X1	62.5	—	333	ns	When using an oscillation circuit
		X0, X1	41.67	—	333	ns	When using an external clock
	t_{CYLL}	X0A, X1A	10	30.5	—	μs	
Input clock pulse width	P_{WH}, P_{WL}	X0	10	—	—	ns	Duty ratio is about 30% to 70%.
	P_{WHL}, P_{WLL}	X0A	5	15.2	—	μs	
Input clock rise and fall time	t_{CR}, t_{CF}	X0	—	—	5	ns	When using external clock
Internal operating clock frequency (machine clock)	f_{CP}	—	1.5	—	24	MHz	When using main clock
	f_{CPL}	—	—	8.192	50	kHz	When using sub clock
Internal operating clock cycle time (machine clock)	t_{CP}	—	41.67	—	666	ns	When using main clock
	t_{CPL}	—	20	122.1	—	μs	When using sub clock

* : When selecting the PLL clock, the range of clock frequency is limited. Use this product within the range as mentioned in "Relation between the external clock frequency and machine clock frequency".


Clock Timing




Guaranteed PLL operation range

Guaranteed operation range of MB90340E series


* : When using a crystal oscillator or ceramic oscillator, the maximum oscillation clock frequency is 16 MHz


- Internal Shift Clock Mode



- External Shift Clock Mode



(Continued)



11.7 Notes on A/D Converter Section


Use the device with external circuits of the following output impedance for analog inputs :

Recommended output impedance of external circuits are : Approx. $1.5 \text{ k}\Omega$ or lower ($4.0 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$, sampling period = $0.5 \mu\text{s}$)

If an external capacitor is used, in consideration of the capacitive voltage dividing effect between the external capacitor and the internal on-chip capacitor, it is recommended that the capacitance of the external capacitor be several thousand times greater than the capacitance of the internal capacitor.

If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.

- Analog input circuit model











Note: : Use the values in the figure only as a guideline.

11.8 Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	1	15	s	Excludes programming prior to erasure
Chip erase time		—	9	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	16	3600	μs	Except for the over head time of the system
Program/Erase cycle	—	10000	—	—	cycle	
Flash Data Retention Time	Average $T_A = +85^\circ\text{C}$	20	—	—	year	*

* : This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^\circ\text{C}$) .

■ MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES



■ MB90346E, MB90346ES, MB90346CE, MB90346CES

