



Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f342espmc-ge1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f342espmc-ge1</a>

(Continued)


(TOP VIEW)



(FPT-100P-M20)

\* : X0A, X1A : devices without an S suffix in the part number  
 P40, P4 : devices with an S suffix in the part number

(Continued)



\* : X0A, X1A : devices without an S suffix in the part number  
 P40, P41 : devices with an S suffix in the part number

(Continued)

Pin No.		Pin name	I/O Circuit type <sup>*3</sup>	Function
QFP100 <sup>*1</sup>	LQFP100 <sup>*2</sup>			
96	94	P17	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD15		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.
97 to 100	95 to 98	P20 to P23	G	General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A16 to A19		Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).
		PPG9,PPGB,PPGD,PPGF		Output pins for PPGs

1 : FPT-100P-M06

2 : FPT-100P-M20

3 : For I/O circuit type, refer to "I/O Circuit Type".

## 5. Handling Devices

### 1. Preventing latch-up

**CMOS IC may suffer latch-up under the following conditions:**

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$  pins.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ ,  $AVRH$ ) exceed the digital power-supply voltage.

### 2. Handling unused pins

Leaving unused input terminals open may lead to permanent damage due to malfunction and latch-up; pull up or pull down the terminals through the resistors of  $2\text{ k}\Omega$  or more.


### 3. Power supply pins ( $V_{CC}/V_{SS}$ )

- If there are multiple  $V_{CC}$  and  $V_{SS}$  pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the  $V_{CC}$  and  $V_{SS}$  pins to the power supply and ground externally.

Connect  $V_{CC}$  and  $V_{SS}$  pins to the device from the current supply source at a possibly low impedance.

- As a measure against power supply noise, it is recommended to connect a capacitor of about  $0.1\text{ }\mu\text{F}$  as a bypass capacitor between  $V_{CC}$  and  $V_{SS}$  pins in the vicinity of  $V_{CC}$  and  $V_{SS}$  pins of the device.




### 4. Mode Pins (MD0 to MD2)


Connect the mode pins directly to  $V_{CC}$  or  $V_{SS}$  pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to  $V_{CC}$  or  $V_{SS}$  pins and to provide a low-impedance connection.


## 6. Block Diagrams

■ MB90V340E-101/102



- MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90346E(S), MB90346CE(S), MB90F346E(S), MB90F346CE(S), MB90347E(S), MB90347CE(S), MB90F347E(S), MB90F347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90F349E(S), MB90F349CE(S)





**Note:** An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address  $00C000_H$  is accessed, the data at  $FFC000_H$  in ROM is actually accessed.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

As a result, the image between  $FF8000_H$  and  $FFFFFF_H$  is visible in bank 00, while the image between  $FF0000_H$  and  $FF7FFF_H$  is visible only in bank FF.

## 8. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
000000 <sub>H</sub>	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXX <sub>B</sub>
000001 <sub>H</sub>	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXX <sub>B</sub>
000002 <sub>H</sub>	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXX <sub>B</sub>
000003 <sub>H</sub>	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXX <sub>B</sub>
000004 <sub>H</sub>	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXX <sub>B</sub>
000007 <sub>H</sub>	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXX <sub>B</sub>
000008 <sub>H</sub>	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXX <sub>B</sub>
000009 <sub>H</sub>	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXXXX <sub>B</sub>
00000A <sub>H</sub>	Port A Data Register	PDRA	R/W	Port A	XXXXXXXXX <sub>B</sub>
00000B <sub>H</sub>	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 <sub>B</sub>
00000C <sub>H</sub>	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 <sub>B</sub>
00000D <sub>H</sub>	Port 7 Analog Input Enable Register	ADER7	R/W	Port 7, A/D	11111111 <sub>B</sub>
00000E <sub>H</sub>	Input Level Select Register 0	ILSR0	R/W	Ports	XXXXXXXXX <sub>B</sub>
00000F <sub>H</sub>	Input Level Select Register 1	ILSR1	R/W	Ports	XXXXX0XXX <sub>B</sub>
000010 <sub>H</sub>	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 <sub>B</sub>
000011 <sub>H</sub>	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 <sub>B</sub>
000012 <sub>H</sub>	Port 2 Direction Register	DDR2	R/W	Port 2	00000000 <sub>B</sub>
000013 <sub>H</sub>	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 <sub>B</sub>
000014 <sub>H</sub>	Port 4 Direction Register	DDR4	R/W	Port 4	00000000 <sub>B</sub>
000015 <sub>H</sub>	Port 5 Direction Register	DDR5	R/W	Port 5	00000000 <sub>B</sub>
000016 <sub>H</sub>	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 <sub>B</sub>
000017 <sub>H</sub>	Port 7 Direction Register	DDR7	R/W	Port 7	00000000 <sub>B</sub>
000018 <sub>H</sub>	Port 8 Direction Register	DDR8	R/W	Port 8	00000000 <sub>B</sub>
000019 <sub>H</sub>	Port 9 Direction Register	DDR9	R/W	Port 9	00000000 <sub>B</sub>
00001A <sub>H</sub>	Port A Direction Register	DDRA	R/W	Port A	00000100 <sub>B</sub>
00001B <sub>H</sub>	Reserved				
00001C <sub>H</sub>	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000 <sub>B</sub>
00001D <sub>H</sub>	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000 <sub>B</sub>
00001E <sub>H</sub>	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 <sub>B</sub>
00001F <sub>H</sub>	Port 3 Pull-up Control Register	PUCR3	W, R/W	Port 3	00000000 <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
000060 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W	16-bit Reload Timer 0	00000000 <sub>B</sub>
000061 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W		XXXX0000 <sub>B</sub>
000062 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W	16-bit Reload Timer 1	00000000 <sub>B</sub>
000063 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W		XXXX0000 <sub>B</sub>
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W		XXXX0000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W		XXXX0000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W	A/D Converter	000XXXX0 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W		0000000X <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R		00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R		XXXXXX00 <sub>B</sub>
00006C <sub>H</sub>	ADC Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	ADC Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Reserved				
00006F <sub>H</sub>	ROM Mirror Function Select	ROMM	W	ROM Mirror	XXXXXXXX1 <sub>B</sub>
000070 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Controller 0/1. Refer to " <a href="#">CAN Controllers</a> "				
000090 <sub>H</sub> to 00009A <sub>H</sub>	Reserved				
00009B <sub>H</sub>	DMA Descriptor Channel Specified Register	DCSR	R/W	DMA	00000000 <sub>B</sub>
00009C <sub>H</sub>	DMA Status L Register	DSRL	R/W		00000000 <sub>B</sub>
00009D <sub>H</sub>	DMA Status H Register	DSRH	R/W		00000000 <sub>B</sub>
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000 <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt Trigger/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Low-power Mode Control Register	LPMCR	W,R/W	Low Power Control Circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock Selection Register	CKSCR	R,R/W	Low Power Control Circuit	11111100 <sub>B</sub>
0000A2 <sub>H</sub> , 0000A3 <sub>H</sub>	Reserved				
0000A4 <sub>H</sub>	DMA Stop Status Register	DSSR	R/W	DMA	00000000 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007948 <sub>H</sub>	Timer 0/Reload 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX <sub>B</sub>
007949 <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794A <sub>H</sub>	Timer 1/Reload 1	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX <sub>B</sub>
00794B <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794C <sub>H</sub>	Timer 2/Reload 2	TMR2/TMRLR2	R/W	16-bit Reload Timer 2	XXXXXXXX <sub>B</sub>
00794D <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794E <sub>H</sub>	Timer 3/Reload 3	TMR3/TMRLR3	R/W	16-bit Reload Timer 3	XXXXXXXX <sub>B</sub>
00794F <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
007950 <sub>H</sub>	Serial Mode Register 3	SMR3	W,R/W	UART3	00000000 <sub>B</sub>
007951 <sub>H</sub>	Serial Control Register 3	SCR3	W,R/W		00000000 <sub>B</sub>
007952 <sub>H</sub>	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 <sub>B</sub>
007953 <sub>H</sub>	Serial Status Register 3	SSR3	R,R/W		00001000 <sub>B</sub>
007954 <sub>H</sub>	Extended Communication Control Register 3	ECCR3	R,W, R/W		000000XX <sub>B</sub>
007955 <sub>H</sub>	Extended Status Control Register	ESCR3	R/W		00000100 <sub>B</sub>
007956 <sub>H</sub>	Baud Rate Generator Register 30	BGR30	R/W		00000000 <sub>B</sub>
007957 <sub>H</sub>	Baud Rate Generator Register 31	BGR31	R/W		00000000 <sub>B</sub>
007958 <sub>H</sub>	Serial Mode Register 4	SMR4	W,R/W	UART4	00000000 <sub>B</sub>
007959 <sub>H</sub>	Serial Control Register 4	SCR4	W,R/W		00000000 <sub>B</sub>
00795A <sub>H</sub>	Reception/Transmission Data Register 4	RDR4/TDR4	R/W		00000000 <sub>B</sub>
00795B <sub>H</sub>	Serial Status Register 4	SSR4	R,R/W		00001000 <sub>B</sub>
00795C <sub>H</sub>	Extended Communication Control Register 4	ECCR4	R,W, R/W		000000XX <sub>B</sub>
00795D <sub>H</sub>	Extended Status Control Register	ESCR4	R/W		00000100 <sub>B</sub>
00795E <sub>H</sub>	Baud Rate Generator Register 40	BGR40	R/W		00000000 <sub>B</sub>
00795F <sub>H</sub>	Baud Rate Generator Register 41	BGR41	R/W		00000000 <sub>B</sub>
007960 <sub>H</sub> to 00796B <sub>H</sub>	Reserved				
00796C <sub>H</sub>	Clock Output Enable Register	CLKR	R/W	Clock Monitor	XXXX0000 <sub>B</sub>
00796D <sub>H</sub>	Reserved				
00796E <sub>H</sub>	CAN Direct Mode Register	CDMR	R/W	CAN Clock sync	XXXXXXXX0 <sub>B</sub>
00796F <sub>H</sub>	CAN Switch Register	CANSWR	R/W	CAN 0/1	XXXXXXXX00 <sub>B</sub>

*(Continued)*

**List of Message Buffers (ID Registers) (2)**

<b>Address</b>		<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Initial Value</b>
<b>CAN0</b>	<b>CAN1</b>				
007A40 <sub>H</sub>	007C40 <sub>H</sub>	ID Register 8	IDR8	R/W	XXXXXXXXXX <sub>B</sub>
007A41 <sub>H</sub>	007C41 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A42 <sub>H</sub>	007C42 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A43 <sub>H</sub>	007C43 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A44 <sub>H</sub>	007C44 <sub>H</sub>	ID Register 9	IDR9	R/W	XXXXXXXXXX <sub>B</sub>
007A45 <sub>H</sub>	007C45 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A46 <sub>H</sub>	007C46 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A47 <sub>H</sub>	007C47 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A48 <sub>H</sub>	007C48 <sub>H</sub>	ID Register 10	IDR10	R/W	XXXXXXXXXX <sub>B</sub>
007A49 <sub>H</sub>	007C49 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4A <sub>H</sub>	007C4A <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4B <sub>H</sub>	007C4B <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4C <sub>H</sub>	007C4C <sub>H</sub>	ID Register 11	IDR11	R/W	XXXXXXXXXX <sub>B</sub>
007A4D <sub>H</sub>	007C4D <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4E <sub>H</sub>	007C4E <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4F <sub>H</sub>	007C4F <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A50 <sub>H</sub>	007C50 <sub>H</sub>	ID Register 12	IDR12	R/W	XXXXXXXXXX <sub>B</sub>
007A51 <sub>H</sub>	007C51 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A52 <sub>H</sub>	007C52 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A53 <sub>H</sub>	007C53 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A54 <sub>H</sub>	007C54 <sub>H</sub>	ID Register 13	IDR13	R/W	XXXXXXXXXX <sub>B</sub>
007A55 <sub>H</sub>	007C55 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A56 <sub>H</sub>	007C56 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A57 <sub>H</sub>	007C57 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A58 <sub>H</sub>	007C58 <sub>H</sub>	ID Register 14	IDR14	R/W	XXXXXXXXXX <sub>B</sub>
007A59 <sub>H</sub>	007C59 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5A <sub>H</sub>	007C5A <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5B <sub>H</sub>	007C5B <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5C <sub>H</sub>	007C5C <sub>H</sub>	ID Register 15	IDR15	R/W	XXXXXXXXXX <sub>B</sub>
007A5D <sub>H</sub>	007C5D <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5E <sub>H</sub>	007C5E <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5F <sub>H</sub>	007C5F <sub>H</sub>				XXXXXXXXXX <sub>B</sub>

**List of Message Buffers (DLC Registers and Data Registers) (3)**

<b>Address</b>		<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Initial Value</b>
<b>CAN0</b>	<b>CAN1</b>				
007AF0 <sub>H</sub> to 007AF7 <sub>H</sub>	007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data Register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AF8 <sub>H</sub> to 007AFF <sub>H</sub>	007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data Register 15 (8 bytes)	DTR15	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

## 10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	EI <sup>2</sup> OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
Reset	N	—	#08	FFFFFDCH	—	—
INT9 instruction	N	—	#09	FFFFFD8H	—	—
Exception	N	—	#10	FFFFFD4H	—	—
CAN 0 RX	N	—	#11	FFFFD0H	ICR00	0000B0H
CAN 0 TX/NS	N	—	#12	FFFFCCCH		
CAN 1 RX / Input Capture 6	Y1	—	#13	FFFFC8H	ICR01	0000B1H
CAN 1 TX/NS / Input Capture 7	Y1	—	#14	FFFFC4H		
CAN 2 RX / I <sup>2</sup> C0	N	—	#15	FFFFC0H	ICR02	0000B2H
CAN 2 TX/NS	N	—	#16	FFFFBCCH		
16-bit Reload Timer 0	Y1	0	#17	FFFFB8H	ICR03	0000B3H
16-bit Reload Timer 1	Y1	1	#18	FFFFB4H		
16-bit Reload Timer 2	Y1	2	#19	FFFFB0H	ICR04	0000B4H
16-bit Reload Timer 3	Y1	—	#20	FFFFACCH		
PPG 0/1/4/5	N	—	#21	FFFFA8H	ICR05	0000B5H
PPG 2/3/6/7	N	—	#22	FFFFA4H		
PPG 8/9/C/D	N	—	#23	FFFFA0H	ICR06	0000B6H
PPG A/B/E/F	N	—	#24	FFFF9CH		
Time Base Timer	N	—	#25	FFFF98H	ICR07	0000B7H
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94H		
Watch Timer	N	—	#27	FFFF90H	ICR08	0000B8H
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8CH		
A/D Converter	Y1	5	#29	FFFF88H	ICR09	0000B9H
Free-run Timer 0 / Free-run Timer 1	N	—	#30	FFFF84H		
Input Capture 4/5 / I <sup>2</sup> C1	Y1	6	#31	FFFF80H	ICR10	0000BAH
Output Compare 0/1/4/5	Y1	7	#32	FFFF7CH		
Input Capture 0 to 3	Y1	8	#33	FFFF78H	ICR11	0000BBH
Output Compare 2/3/6/7	Y1	9	#34	FFFF74H		
UART 0 RX	Y2	10	#35	FFFF70H	ICR12	0000BCH
UART 0 TX	Y1	11	#36	FFFF6CH		
UART 1 RX / UART 3 RX	Y2	12	#37	FFFF68H	ICR13	0000BDH
UART 1 TX / UART 3 TX	Y1	13	#38	FFFF64H		

(Continued)

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = AV <sub>CC</sub> <sup>*2</sup>
	AVRH, AVRL	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AV <sub>CC</sub> ≥ AVRL, AVRH ≥ AVRL
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	*3
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	*3
Maximum Clamp Current	I <sub>CLAMP</sub>	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	—	40	mA	*5
"L" level maximum output current	I <sub>OL</sub>	—	15	mA	*4, *6
"L" level average output current	I <sub>OLAV</sub>	—	4	mA	*4, *7
"L" level maximum overall output current	ΣI <sub>OL</sub>	—	100	mA	*4
"L" level average overall output current	ΣI <sub>OLAV</sub>	—	50	mA	*4, *8
"H" level maximum output current	I <sub>OH</sub>	—	-15	mA	*4, *6
"H" level average output current	I <sub>OHAV</sub>	—	-4	mA	*4, *7
"H" level maximum overall output current	ΣI <sub>OH</sub>	—	-100	mA	*4
"H" level average overall output current	ΣI <sub>OHAV</sub>	—	-50	mA	*4, *8
Power consumption	P <sub>D</sub>	—	450	mW	
Operating temperature	T <sub>A</sub>	-40	+105	°C	
Storage temperature	T <sub>STG</sub>	-55	+150	°C	

\*1: This parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = 0 V

\*2: Set AV<sub>CC</sub> and V<sub>CC</sub> to the same voltage. Make sure that AV<sub>CC</sub> does not exceed V<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> when the power is switched on.

\*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.

\*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0, PA1

\*5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47,

P50 to P57 (Evaluation device : P50 to P55), P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1

• Use within recommended operating conditions.


• Use with DC voltage (current)

• The +B signal should always be applied by using a limiting resistance placed between the +B signal and the microcontroller.

• The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed the rated value, either instantaneously or for prolonged periods.

• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.

(Continued)




**11.4.10 Trigger Input Timing**
 $(T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = 0.0 \text{ V})$ 


Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT0 to INT15, INT0R to INT15R, ADTG	—	5 $t_{CP}$	—	ns



## ■ MB90347E, MB90347ES, MB90347CE, MB90347CES



■ I/O characteristics



Part number	Package	Remarks
MB90F347EPF		
MB90F347ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F347CEPF		
MB90F347CESPF		
MB90F347EPMC		
MB90F347ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F347CEPMC		
MB90F347CESPMC		
MB90F349EPF		
MB90F349ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F349CEPF		
MB90F349CESPF		
MB90F349EPMC		
MB90F349ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F349CEPMC		
MB90F349CESPMC		
MB90341EPF		
MB90341ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90341CEPF		
MB90341CESPF		
MB90341EPMC		
MB90341ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90341CEPMC		
MB90341CESPMC		
MB90342EPF		
MB90342ESPF	100-pin plastic QFP (FPT-100P-M06)	
MB90342CEPF		
MB90342CESPF		
MB90342EPMC		
MB90342ESPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90342CEPMC		
MB90342CESPMC		

*(Continued)*

## 15. Major Changes

Spansion Publication Number: DS07-13747-4E

Page	Section	Change Results
—	—	Deleted the part numbers; MB90F343E(S), MB90F343CE(S)
51	Electrical Characteristics Absolute Maximum Ratings	Added “*6” in remark for “L” level maximum output current and “H” level maximum output current. Added “*7” in remark for “L” level average output current and “H” level average output current. Added “*8” in remark for “L” level average overall output current and “H” level average overall output current.
52		Added as follows. “*6: The maximum output current is defined as the peak value of the current of any one of the corresponding pins.” “*7: The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.” “*8: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.”

NOTE: Please see “Document History” about later revised information.

## Document History

Document Title: MB90340E Series F2MC-16LX 16-bit Microcontroller Datasheet Document Number: 002-04498				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	08/23/2010	Migrated to Cypress and assigned document number 002-04498. No change to document contents or format.
*A	5221535	AKIH	05/04/2016	Updated to Cypress template