

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f347espmc-gs-er

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




1. Product Lineup

Part Number Parameter	MB90V340E-101, MB90V340E-102	MB90F342E(S), MB90F342CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S)	MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)
Туре	Evaluation products	Flash memory products	MASK ROM products
CPU	F ² MC-16LX CPU		
System clock		ier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stop ution time : 42 ns (4 MHz osc. PLL × 6)	s)
ROM	External	512 Kbytes : MB90F345E(S), MB90F345CE(S) 256 Kbytes : MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 128 Kbytes : MB90F347E(S), MB90F347CE(S) 64 Kbytes : MB90F346E(S), MB90F346CE(S)	256 Kbytes : MB90342E(S), MB90342CE(S), MB90349E(S), MB90349CE(S) 128 Kbytes : MB90341E(S), MB90341CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S) 64 Kbytes : MB90346E(S), MB90346CE(S)
RAM	30 Kbytes	20 Kbytes : MB90F345E(S), MB90F345CE(S) 16 Kbytes : MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S) 6 Kbytes : MB90F347E(S), MB90F347CE(S) 2 Kbytes : MB90F346E(S), MB90F346CE(S)	16 Kbytes : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) 6 Kbytes : MB90347E(S), MB90347CE(S) 2 Kbytes : MB90346E(S), MB90346CE(S)
Emulator-specific power supply*	Yes	—	
Technology	0.35 μm CMOS with regulator for built-in power supply	0.35 μ m CMOS with built-in power supply r Flash memory with Charge pump for progra	
Operating voltage range	5 V ± 10%	3.5 V to 5.5 V : When normal operating (no 4.0 V to 5.5 V : When using the A/D conver 4.5 V to 5.5 V : When using the external bu	ter/Flash programming
Temperature range	 	-40°C to +105°C	
Package	PGA-299	QFP-100, LQFP-100	
	5 channels	4 channels	
LIN-UART	Special synchronous option	settings using a dedicated baud rate generate ons for adapting to different synchronous ser either as master or slave LIN device	, ,
l ² C (400 kbps)	2 channels	Devices with a C suffix in the part number : Devices without a C suffix in the part numb	









This pin assignment is for using MB90V340E-101/102 via probecable as MB90340E.



Pin	No.		I/O				
QFP100* ¹	LQFP100* ²	Pin name	Circuit type ^{*3}	Function			
		P34		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.			
9	7	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.			
		OUT4		Waveform output pin for output compare.			
		P35		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.			
10	8	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.			
		OUT5		Waveform output pin for output compare.			
		P36	_	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.			
11	9	RDY	G	External ready input pin. This function is enabled when both the external bus and the external ready function are enabled.			
		OUT6		Waveform output pin for output compare.			
		P37		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.			
12	10	G		Clock output pin. This function is enabled when both the external bus and clock output are enabled.			
		OUT7		Waveform output pin for output compare			
10 14	11 12	P40, P41	F	General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101)			
13, 14	11, 12	X0A, X1A	В	Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102)			
15	13	V _{CC}	—	Power (3.5 V to 5.5 V) input pin			
16	14	V _{SS}		GND pin			
17	15	С	к	This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 $\mu\text{F}.$			
		P42		General purpose I/O pin.			
		IN6]_	Trigger input pin for input capture.			
18	16	RX1	F	RX input pin for CAN1 Interface (MB90341E/342E/F342E/F345E only)			
		INT9R		External interrupt request input pin			





Pir	No.		I/O	
QFP100* ¹	LQFP100* ²	Pin name	Circuit type* ³	Function
33	31	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV_{CC} .
34	32	AVRL	К	Lower reference voltage input pin for the A/D Converter
35	33	AV _{SS}	К	Analog GND pin for the A/D Converter
		P60 to P67		General purpose I/O pins.
36 to 43	34 to 41	AN0 to AN7	1	Analog input pins for the A/D converter
		PPG0, 2, 4, 6, 8, A, C, E		Output pins for PPGs
44	42	V _{SS}		GND pin
		P70 to P75		General purpose I/O pins.
45 to 50	43 to 48	AN16 to AN21	1	Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT0 to INT5		External interrupt request input pins
51	49	MD2	D	Input pin for specifying the operating mode.
52, 53	50, 51	MD1, MD0	С	Input pins for specifying the operating mode.
54	52	RST	E	Reset input pin
		P76, P77		General purpose I/O pins.
55, 56	53, 54	AN22, AN23	1	Analog input pins for the A/D converter (devices with a C suffix in the part number)
		INT6, INT7		External interrupt request input pins
		P80		General purpose I/O pin.
F7		TIN0	F	Event input pin for the reload timer
57	55	ADTG		Trigger input pin for the A/D converter
		INT12R		External interrupt request input pin
		P81		General purpose I/O pin.
50	50	ТОТО	F	Output pin for the reload timer
58	56	СКОТ		Output pin for the clock monitor
		INT13R		External interrupt request input pin
		P82		General purpose I/O pin.
50	F 7	SIN0		Serial data input pin for UART0
59	57	TIN2	M	Event input pin for the reload timer
		INT14R	1	External interrupt request input pin
		P83	1	General purpose I/O pin.
60	58	SOT0	F	Serial data output pin for UART0
		TOT2		Output pin for the reload timer




Pin	No.		I/O				
QFP100* ¹	LQFP100* ²	Pin name	Circuit type ^{*3}	Function			
		P11		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
86	84	AD09	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			
		TOT1		Output pin for the reload timer			
		P12		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
87	85	AD10	N	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			
		SIN3		Serial data input pin for UART3			
		INT11R		External interrupt request input pin			
		P13	_	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
88	86	AD11	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			
		SOT3		Serial data output pin for UART3			
		P14		General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
89	87	AD12	G	I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			
		SCK3		Clock I/O pin for UART3			
90	88	V _{CC}	—	Power (3.5 V to 5.5 V) input pin			
91	89	V _{SS}	—	GND pin			
92	90	X1	^	Main clock output pin			
93	91	X0	A	Main clock input pin			
94	92	P15	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
AD13		AD13		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			
95	93	P16	G	General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
		AD14		I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.			





Туре	Circuit	Remarks
F	P-ch P-ch N-ch R R R CMOS hysteresis input Automotive input Standby control for input shutdown	 CMOS level output (I_{OL} = 4 mA, I_{OH} = -4 mA) CMOS hysteresis input (with function to disconnect input during standby) Automotive input (with function to disconnect input during standby)
G	P-ch P-ch Pout P-ch P-ch Pout P-ch Pout R R R CMOS hysteresis input Automotive input TTL input Standby control for input shutdown	 CMOS level output (I_{OL} = 4 mA, I_{OH} = -4 mA) CMOS hysteresis input (with function to disconnect input during standby) Automotive input (with function to disconnect input during standby) TTL input (with function to disconnect input during standby) Programmable pull-up resistor: 50 kΩ approx.
н	P-ch Pout P-ch Pout N-ch Nout R 777 CMOS hysteresis input Automotive input Standby control for input shutdown	 CMOS level output (I_{OL} = 3 mA, I_{OH} = -3 mA) CMOS hysteresis input (with function to disconnect input during standby) Automotive input (with function to disconnect input during standby)





Note: :An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration.

For example, when the address $00C000_{\text{H}}$ is accessed, the data at FFC000_H in ROM is actually accessed. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

As a result, the image between FF8000_H and FFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.



Address	Register	Abbreviation	Access	Resource name	Initial value
0000A5 _H	Automatic Ready Function Select Register	ARSR	W		0011XX00 _B
0000A6 _H	External Address Output Control Register	HACR	W	External Memory Access Watchdog Timer Time Base Timer Watch Timer DMA DMA Flash Memory Interrupt Control DINA	00000000 _B
0000A7 _H	Bus Control Signal Selection Register	ECSR	W		0000000X _B
0000A8 _H	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B
0000A9 _H	Time Base Timer Control Register	TBTC	W,R/W	Time Base Timer	1XX00100 _B
0000AA _H	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 _B
0000AB _H	Reserved		•		
0000AC _H	DMA Enable L Register	DERL	R/W	DMA	00000000 _B
0000AD _H	DMA Enable H Register	DERH	R/W	DMA	00000000 _B
0000AE _H	Flash Control Status Register (Flash memory devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 _B
0000AF _H	Reserved	·		·	·
0000B0 _H	Interrupt Control Register 00	ICR00	W,R/W		00000111 _B
0000B1 _H	Interrupt Control Register 01	ICR01	W,R/W		00000111 _B
0000B2 _H	Interrupt Control Register 02	ICR02	W,R/W	-	00000111 _B
0000B3 _H	Interrupt Control Register 03	ICR03	W,R/W		00000111 _B
0000B4 _H	Interrupt Control Register 04	ICR04	W,R/W		00000111 _B
0000B5 _H	Interrupt Control Register 05	ICR05	W,R/W		00000111 _B
0000B6 _H	Interrupt Control Register 06	ICR06	W,R/W		00000111 _B
0000B7 _H	Interrupt Control Register 07	ICR07	W,R/W		00000111 _B
0000B8 _H	Interrupt Control Register 08	ICR08	W,R/W	Interrupt Control	00000111 _B
0000B9 _H	Interrupt Control Register 09	ICR09	W,R/W		00000111 _B
0000BA _H	Interrupt Control Register 10	ICR10	W,R/W		00000111 _B
0000BB _H	Interrupt Control Register 11	ICR11	W,R/W		00000111 _B
0000BC _H	Interrupt Control Register 12	ICR12	W,R/W		00000111 _B
0000BD _H	Interrupt Control Register 13	ICR13	W,R/W		00000111 _B
0000BE _H	Interrupt Control Register 14	ICR14	W,R/W W,R/W		00000111 _B
0000BF _H	Interrupt Control Register 15	ICR15	W,R/W	1	00000111 _B
0000C0 _H	D/A Converter Data 0	DAT0	R/W		XXXXXXXXB
0000C1 _H	D/A Converter Data 1	DAT1	R/W	D/A Converter	XXXXXXXXB
0000C2 _H	D/A Control 0	DACR0	R/W	DIA Converter	XXXXXXX0 _B
0000C3 _H	D/A Control 1	DACR1	R/W	1	XXXXXXX0 _B



Address		Pagiatar	Abbreviation	Access	Initial Value
CAN0	CAN1	Register	Appreviation	Access	
007AF0 _H to 007AF7 _H	007CF0 _H to 007CF7 _H	Data Register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB
007AF8 _H to 007AFF _H	007CF8 _H to 007CFF _H	Data Register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXXB

List of Message Buffers (DLC Registers and Data Registers) (3)



11.4 AC Characteristics


11.4.1 Clock Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Pin		Value		Unit	Remarks
Farameter	Symbol	FIII	Min	Тур	Max		Reindiks
			3	—	16	MHz	When using an oscillation circuit
			4		16	MHz	PLL multiplied by 1 When using an oscillation circuit
			4		12	MHz	PLL multiplied by 2 When using an oscillation circuit
Clock frequency	f _C	X0, X1	4		8	MHz	PLL multiplied by 3 When using an oscillation circuit
			4		6	MHz	PLL multiplied by 4 When using an oscillation circuit
					4	MHz	PLL multiplied by 6 When using an oscillation circuit
			3		24	MHz	When using an external clock*
	fc∟	X0A, X1A	—	32.768	100	kHz	
	t _{CYL}	X0, X1	62.5	—	333	ns	When using an oscillation circuit
Clock cycle time	ⁱ CYL	X0, X1	41.67		333	ns	When using an external clock
	t CYLL	X0A, X1A	10	30.5	_	μS	
Input clock pulse width	P _{WH} , P _{WL}	X0	10	—		ns	Duty ratio is about 30% to 70% .
	P _{WHL} , P _{WLL}	X0A	5	15.2		μs	Duty fatio is about 30×10^{10} to 70×10^{10} .
Input clock rise and fall time	t _{CR} , t _{CF}	X0			5	ns	When using external clock
Internal operating clock	f _{CP}		1.5		24	MHz	When using main clock
frequency (machine clock)	f _{CPL}			8.192	50	kHz	When using sub clock
Internal operating clock	t _{CP}		41.67		666	ns	When using main clock
cycle time (machine clock)	t _{CPL}		20	122.1		μS	When using sub clock

* : When selecting the PLL clock, the range of clock frequency is limited. Use this product within the range as mentioned in "Relation between the external clock frequency and machine clock frequency".










11.4.9 LIN-UART0/1/2/3 ■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = 0 V)

Parameter	Symbol Pin		Condition	Va	Unit	
Farameter	Symbol	FIII	Condition	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3		5 t _{CP}	—	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	-50	+50	ns
Valid SIN \rightarrow SCK \uparrow	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3	mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	t _{CP} + 80		ns
$SCK\!\uparrow\!\to\!ValidSINholdtime$	t _{SHIXI}	SCK0 to SCK3, SIN0 to SIN3		0		ns
Serial clock "L" pulse width	t _{SHSL}	SCK0 to SCK3		3 t _{CP} - t _R		ns
Serial clock "H" pulse width	t _{SLSH}	SCK0 to SCK3		t _{CP} + 10		ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVE}	SCK0 to SCK3, SOT0 to SOT3			2 t _{CP} + 60	ns
Valid SIN \rightarrow SCK \uparrow	t _{IVSHE}	SCK0 to SCK3, SIN0 to SIN3	External shift clock mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	30		ns
$SCK \uparrow \to Valid SIN hold time$	t _{SHIXE}	SCK0, SCK1, SIN0 to SIN3		t _{CP} + 30		ns
SCK fall time	t _F	SCK0 to SCK3			10	ns
SCK rise time	t _R	SCK0 to SCK3			10	ns

Note: • AC characteristic in CLK synchronized mode.

C_L is load capacity value of pins when testing.
t_{CP} is internal operating clock cycle time (machine clock). Refer to " (1) Clock Timing".






Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = 0 V)

Poromotor	Parameter Symbol Pin Cor		Condition	Va	Unit	
Falailletei	Symbol	FIII	Condition	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Onit	
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3		5 t _{CP}		ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		—50	+50	ns
Valid SIN \rightarrow SCK \uparrow	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3	Internal clock operation output pins are	t _{CP} + 80		ns
$SCK \uparrow \to Valid SIN hold time$	t _{SHIXI}	SCK0 to SCK3, SIN0 to SIN3	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0		ns
$SOT \to SCK \uparrow delay time$	t _{SOVHI}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} - 70		ns

Note:

C_L is load capacity value of pins when testing.
t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".






11.4.10 Trigger Input Timing


(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = 0.0 V)

Parameter	Symbol Pin		Condition	Va	Unit	
Falameter	Parameter Symbol Pin	Condition	Min	Max	Onit	
Input pulse width		INT0 to INT15, INT0R to INT15R, ADTG		5 t _{CP}		ns







If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.





12. Example Characteristics










■ MB90346E, MB90346ES, MB90346CE, MB90346CES





13. Ordering Information

Part number	Package	Remarks
MB90F342EPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F342ESPF		
MB90F342CEPF		
MB90F342CESPF		
MB90F342EPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F342ESPMC		
MB90F342CEPMC		
MB90F342CESPMC		
MB90F345EPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F345ESPF		
MB90F345CEPF		
MB90F345CESPF		
MB90F345EPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F345ESPMC		
MB90F345CEPMC		
MB90F345CESPMC		
MB90F346EPF	100-pin plastic QFP (FPT-100P-M06)	
MB90F346ESPF		
MB90F346CEPF		
MB90F346CESPF		
MB90F346EPMC	100-pin plastic LQFP (FPT-100P-M20)	
MB90F346ESPMC		
MB90F346CEPMC		
MB90F346CESPMC		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®] Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.