



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"




##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, LINbus, SCI, UART/USART
Peripherals	DMA, POR, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 16x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f347espmc-gs-spe1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f347espmc-gs-spe1</a>

Pin No.		Pin name	I/O Circuit type* <sup>3</sup>	Function
QFP100* <sup>1</sup>	LQFP100* <sup>2</sup>			
19	17	P43	F	General purpose I/O pin.
		IN7		Trigger input pin for input capture.
		TX1		TX Output pin for CAN1 (MB90341E/342E/F342E/F345E only)
20	18	P44	H	General purpose I/O pin.
		SDA0		Serial data I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
		FRCK0		Input pin for the 16-bit Free-run Timer 0
21	19	P45	H	General purpose I/O pin.
		SCL0		Serial clock I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
		FRCK1		Input pin for the 16-bit Free-run Timer
22	20	P46	H	General purpose I/O pin.
		SDA1		Serial data I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
23	21	P47	H	General purpose I/O pin.
		SCL1		Serial clock I/O pin for I <sup>2</sup> C (devices with a C suffix in the part number)
24	22	P50	O	General purpose I/O pin.
		AN8		Analog input pin for the A/D converter
		SIN2		Serial data input pin for UART2
25	23	P51	I	General purpose I/O pin.
		AN9		Analog input pin for the A/D converter
		SOT2		Serial data output pin for UART2
26	24	P52	I	General purpose I/O pin.
		AN10		Analog input pin for the A/D converter
		SCK2		Clock I/O pin for UART2
27	25	P53	I	General purpose I/O pin.
		AN11		Analog input pin for the A/D converter
		TIN3		Event input pin for the reload timer
28	26	P54	I	General purpose I/O pin.
		AN12		Analog input pin for the A/D converter
		TOT3		Output pin for the reload timer
29	27	P55	I	General purpose I/O pin.
		AN13		Analog input pin for the A/D converter
30, 31	28, 29	P56, P57	J	General purpose I/O pins.
		AN14, AN15		Analog input pins for the A/D converter
32	30	AV <sub>cc</sub>	K	Analog power input pin for the A/D Converter

*(Continued)*

*(Continued)*


Type	Circuit	Remarks
M	 <p>Pout Nout R CMOS input Automotive input Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> </ul>
N	 <p>Pull-up control P-ch N-ch R CMOS input Automotive input TTL input Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ TTL input (with function to disconnect input during standby) Programmable pull-up resistor: <math>50 \text{ k}\Omega</math> approx</li> </ul>
O	 <p>Pout Nout R CMOS input Automotive input Standby control for input shutdown Analog input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS input (with function to disconnect input during standby)</li> <li>■ Automotive input (with function to disconnect input during standby)</li> <li>■ A/D converter analog input</li> </ul>

### 13. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the  $V_{CC}$  supply voltage operating range. Therefore, the  $V_{CC}$  supply voltage should be stabilized. For reference, the supply voltage should be controlled so that  $V_{CC}$  ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 MHz) fall below 10% of the standard  $V_{CC}$  supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

### 14. Port 0 to Port 3 Output During Power-on (External-bus Mode)

As shown below, when the power is turned on in External-Bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable irrespective of the reset input.



### 15. Notes on Using the CAN Function

To use the CAN function, please set the DIRECT bit of the CAN Direct Mode Register (CDMR) to 1.

### 16. Flash Security Function (except for MB90F346E)

A security bit is located in the area of the flash memory.

If protection code  $01_H$  is written in the security bit, the flash memory is in the protected state by security.

Therefore please do not write  $01_H$  in this address if you do not use the security function.

Refer to following table for the address of the security bit.

	Flash memory size	Address of the security bit
MB90F347E	Embedded 1 Mbit Flash Memory	$FE0001_H$
MB90F342E MB90F349E	Embedded 2 Mbits Flash Memory	$FC0001_H$
MB90F345E	Embedded 4 Mbits Flash Memory	$F80001_H$

### 17. Serial Communication


There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.

## 6. Block Diagrams

■ MB90V340E-101/102



Address	Register	Abbreviation	Access	Resource name	Initial value
000020 <sub>H</sub>	Serial Mode Register 0	SMR0	W,R/W	UART0	00000000 <sub>B</sub>
000021 <sub>H</sub>	Serial Control Register 0	SCR0	W,R/W		00000000 <sub>B</sub>
000022 <sub>H</sub>	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 <sub>B</sub>
000023 <sub>H</sub>	Serial Status Register 0	SSR0	R,R/W		00001000 <sub>B</sub>
000024 <sub>H</sub>	Extended Communication Control Register 0	ECCR0	R,W, R/W		000000XX <sub>B</sub>
000025 <sub>H</sub>	Extended Status/Control Register 0	ESCR0	R/W		00000100 <sub>B</sub>
000026 <sub>H</sub>	Baud Rate Generator Register 00	BGR00	R/W		00000000 <sub>B</sub>
000027 <sub>H</sub>	Baud Rate Generator Register 01	BGR01	R/W		00000000 <sub>B</sub>
000028 <sub>H</sub>	Serial Mode Register 1	SMR1	W,R/W	UART1	00000000 <sub>B</sub>
000029 <sub>H</sub>	Serial Control Register 1	SCR1	W,R/W		00000000 <sub>B</sub>
00002A <sub>H</sub>	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 <sub>B</sub>
00002B <sub>H</sub>	Serial Status Register 1	SSR1	R,R/W		00001000 <sub>B</sub>
00002C <sub>H</sub>	Extended Communication Control Register 1	ECCR1	R,W, R/W		000000XX <sub>B</sub>
00002D <sub>H</sub>	Extended Status/Control Register 1	ESCR1	R/W		00000100 <sub>B</sub>
00002E <sub>H</sub>	Baud Rate Generator Register 10	BGR10	R/W		00000000 <sub>B</sub>
00002F <sub>H</sub>	Baud Rate Generator Register 11	BGR11	R/W		00000000 <sub>B</sub>
000030 <sub>H</sub>	PPG 0 Operation Mode Control Register	PPGC0	W,R/W	16-bit PPG 0/1	0X000XX1 <sub>B</sub>
000031 <sub>H</sub>	PPG 1 Operation Mode Control Register	PPGC1	W,R/W		0X000001 <sub>B</sub>
000032 <sub>H</sub>	PPG 0/PPG 1 Count Clock Select Register	PPG01	R/W		000000X0 <sub>B</sub>
000033 <sub>H</sub>	Reserved				
000034 <sub>H</sub>	PPG 2 Operation Mode Control Register	PPGC2	W,R/W	16-bit PPG 2/3	0X000XX1 <sub>B</sub>
000035 <sub>H</sub>	PPG 3 Operation Mode Control Register	PPGC3	W,R/W		0X000001 <sub>B</sub>
000036 <sub>H</sub>	PPG 2/PPG 3 Count Clock Select Register	PPG23	R/W		000000X0 <sub>B</sub>
000037 <sub>H</sub>	Reserved				
000038 <sub>H</sub>	PPG 4 Operation Mode Control Register	PPGC4	W,R/W	16-bit PPG 4/5	0X000XX1 <sub>B</sub>
000039 <sub>H</sub>	PPG 5 Operation Mode Control Register	PPGC5	W,R/W		0X000001 <sub>B</sub>
00003A <sub>H</sub>	PPG 4/PPG 5 Clock Select Register	PPG45	R/W		000000X0 <sub>B</sub>
00003B <sub>H</sub>	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 <sub>B</sub>
00003C <sub>H</sub>	PPG 6 Operation Mode Control Register	PPGC6	W,R/W	16-bit PPG 6/7	0X000XX1 <sub>B</sub>
00003D <sub>H</sub>	PPG 7 Operation Mode Control Register	PPGC7	W,R/W		0X000001 <sub>B</sub>
00003E <sub>H</sub>	PPG 6/PPG 7 Count Clock Control Register	PPG67	R/W		000000X0 <sub>B</sub>
00003F <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007900 <sub>H</sub>	Reload Register L0	PRLLO	R/W	16-bit PPG 0/1	XXXXXXXX <sub>B</sub>
007901 <sub>H</sub>	Reload Register H0	PRLH0	R/W		XXXXXXXX <sub>B</sub>
007902 <sub>H</sub>	Reload Register L1	PRLL1	R/W		XXXXXXXX <sub>B</sub>
007903 <sub>H</sub>	Reload Register H1	PRLH1	R/W		XXXXXXXX <sub>B</sub>
007904 <sub>H</sub>	Reload Register L2	PRLL2	R/W	16-bit PPG 2/3	XXXXXXXX <sub>B</sub>
007905 <sub>H</sub>	Reload Register H2	PRLH2	R/W		XXXXXXXX <sub>B</sub>
007906 <sub>H</sub>	Reload Register L3	PRLL3	R/W		XXXXXXXX <sub>B</sub>
007907 <sub>H</sub>	Reload Register H3	PRLH3	R/W		XXXXXXXX <sub>B</sub>
007908 <sub>H</sub>	Reload Register L4	PRLL4	R/W	16-bit PPG 4/5	XXXXXXXX <sub>B</sub>
007909 <sub>H</sub>	Reload Register H4	PRLH4	R/W		XXXXXXXX <sub>B</sub>
00790A <sub>H</sub>	Reload Register L5	PRLL5	R/W		XXXXXXXX <sub>B</sub>
00790B <sub>H</sub>	Reload Register H5	PRLH5	R/W		XXXXXXXX <sub>B</sub>
00790C <sub>H</sub>	Reload Register L6	PRLL6	R/W	16-bit PPG 6/7	XXXXXXXX <sub>B</sub>
00790D <sub>H</sub>	Reload Register H6	PRLH6	R/W		XXXXXXXX <sub>B</sub>
00790E <sub>H</sub>	Reload Register L7	PRLL7	R/W		XXXXXXXX <sub>B</sub>
00790F <sub>H</sub>	Reload Register H7	PRLH7	R/W		XXXXXXXX <sub>B</sub>
007910 <sub>H</sub>	Reload Register L8	PRLL8	R/W	16-bit PPG 8/9	XXXXXXXX <sub>B</sub>
007911 <sub>H</sub>	Reload Register H8	PRLH8	R/W		XXXXXXXX <sub>B</sub>
007912 <sub>H</sub>	Reload Register L9	PRLL9	R/W		XXXXXXXX <sub>B</sub>
007913 <sub>H</sub>	Reload Register H9	PRLH9	R/W		XXXXXXXX <sub>B</sub>
007914 <sub>H</sub>	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX <sub>B</sub>
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>
007916 <sub>H</sub>	Reload Register LB	PRLLB	R/W		XXXXXXXX <sub>B</sub>
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W		XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit PPG E/F	XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
007921 <sub>H</sub>	Input Capture 0	IPCP0	R		XXXXXXXX <sub>B</sub>
007922 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>
007923 <sub>H</sub>	Input Capture 1	IPCP1	R		XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		XXXXXXXX <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		XXXXXXXX <sub>B</sub>
007928 <sub>H</sub>	Input Capture 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
007929 <sub>H</sub>	Input Capture 4	IPCP4	R		XXXXXXXX <sub>B</sub>
00792A <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792B <sub>H</sub>	Input Capture 5	IPCP5	R		XXXXXXXX <sub>B</sub>
00792C <sub>H</sub>	Input Capture 6	IPCP6	R	Input Capture 6/7	XXXXXXXX <sub>B</sub>
00792D <sub>H</sub>	Input Capture 6	IPCP6	R		XXXXXXXX <sub>B</sub>
00792E <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
00792F <sub>H</sub>	Input Capture 7	IPCP7	R		XXXXXXXX <sub>B</sub>
007930 <sub>H</sub>	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
007931 <sub>H</sub>	Output Compare 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
007932 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007933 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007934 <sub>H</sub>	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
007935 <sub>H</sub>	Output Compare 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
007936 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007937 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007938 <sub>H</sub>	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
007939 <sub>H</sub>	Output Compare 4	OCCP4	R/W		XXXXXXXX <sub>B</sub>
00793A <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793B <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793C <sub>H</sub>	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX <sub>B</sub>
00793D <sub>H</sub>	Output Compare 6	OCCP6	R/W		XXXXXXXX <sub>B</sub>
00793E <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
00793F <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	Free-run Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		0XXXXXXX <sub>B</sub>
007944 <sub>H</sub>	Timer Data 1	TCDT1	R/W	Free-run Timer 1	00000000 <sub>B</sub>
007945 <sub>H</sub>	Timer Data 1	TCDT1	R/W		00000000 <sub>B</sub>
007946 <sub>H</sub>	Timer Control Status 1	TCCSL1	R/W		00000000 <sub>B</sub>
007947 <sub>H</sub>	Timer Control Status 1	TCCSH1	R/W		0XXXXXXX <sub>B</sub>

*(Continued)*

**List of Message Buffers (ID Registers) (2)**

<b>Address</b>		<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Initial Value</b>
<b>CAN0</b>	<b>CAN1</b>				
007A40 <sub>H</sub>	007C40 <sub>H</sub>	ID Register 8	IDR8	R/W	XXXXXXXXXX <sub>B</sub>
007A41 <sub>H</sub>	007C41 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A42 <sub>H</sub>	007C42 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A43 <sub>H</sub>	007C43 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A44 <sub>H</sub>	007C44 <sub>H</sub>	ID Register 9	IDR9	R/W	XXXXXXXXXX <sub>B</sub>
007A45 <sub>H</sub>	007C45 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A46 <sub>H</sub>	007C46 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A47 <sub>H</sub>	007C47 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A48 <sub>H</sub>	007C48 <sub>H</sub>	ID Register 10	IDR10	R/W	XXXXXXXXXX <sub>B</sub>
007A49 <sub>H</sub>	007C49 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4A <sub>H</sub>	007C4A <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4B <sub>H</sub>	007C4B <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4C <sub>H</sub>	007C4C <sub>H</sub>	ID Register 11	IDR11	R/W	XXXXXXXXXX <sub>B</sub>
007A4D <sub>H</sub>	007C4D <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4E <sub>H</sub>	007C4E <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A4F <sub>H</sub>	007C4F <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A50 <sub>H</sub>	007C50 <sub>H</sub>	ID Register 12	IDR12	R/W	XXXXXXXXXX <sub>B</sub>
007A51 <sub>H</sub>	007C51 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A52 <sub>H</sub>	007C52 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A53 <sub>H</sub>	007C53 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A54 <sub>H</sub>	007C54 <sub>H</sub>	ID Register 13	IDR13	R/W	XXXXXXXXXX <sub>B</sub>
007A55 <sub>H</sub>	007C55 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A56 <sub>H</sub>	007C56 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A57 <sub>H</sub>	007C57 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A58 <sub>H</sub>	007C58 <sub>H</sub>	ID Register 14	IDR14	R/W	XXXXXXXXXX <sub>B</sub>
007A59 <sub>H</sub>	007C59 <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5A <sub>H</sub>	007C5A <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5B <sub>H</sub>	007C5B <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5C <sub>H</sub>	007C5C <sub>H</sub>	ID Register 15	IDR15	R/W	XXXXXXXXXX <sub>B</sub>
007A5D <sub>H</sub>	007C5D <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5E <sub>H</sub>	007C5E <sub>H</sub>				XXXXXXXXXX <sub>B</sub>
007A5F <sub>H</sub>	007C5F <sub>H</sub>				XXXXXXXXXX <sub>B</sub>

**List of Message Buffers (DLC Registers and Data Registers) (2)**

<b>Address</b>		<b>Register</b>	<b>Abbreviation</b>	<b>Access</b>	<b>Initial Value</b>
<b>CAN0</b>	<b>CAN1</b>				
007A80 <sub>H</sub> to 007A87 <sub>H</sub>	007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data Register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A88 <sub>H</sub> to 007A8F <sub>H</sub>	007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data Register 1 (8 bytes)	DTR1	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A90 <sub>H</sub> to 007A97 <sub>H</sub>	007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data Register 2 (8 bytes)	DTR2	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007A98 <sub>H</sub> to 007A9F <sub>H</sub>	007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data Register 3 (8 bytes)	DTR3	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AA0 <sub>H</sub> to 007AA7 <sub>H</sub>	007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data Register 4 (8 bytes)	DTR4	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AA8 <sub>H</sub> to 007AAF <sub>H</sub>	007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data Register 5 (8 bytes)	DTR5	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AB0 <sub>H</sub> to 007AB7 <sub>H</sub>	007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data Register 6 (8 bytes)	DTR6	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AB8 <sub>H</sub> to 007ABF <sub>H</sub>	007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data Register 7 (8 bytes)	DTR7	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AC0 <sub>H</sub> to 007AC7 <sub>H</sub>	007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data Register 8 (8 bytes)	DTR8	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AC8 <sub>H</sub> to 007ACF <sub>H</sub>	007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data Register 9 (8 bytes)	DTR9	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AD0 <sub>H</sub> to 007AD7 <sub>H</sub>	007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data Register 10 (8 bytes)	DTR10	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AD8 <sub>H</sub> to 007ADF <sub>H</sub>	007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data Register 11 (8 bytes)	DTR11	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AE0 <sub>H</sub> to 007AE7 <sub>H</sub>	007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data Register 12 (8 bytes)	DTR12	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>
007AE8 <sub>H</sub> to 007AEF <sub>H</sub>	007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data Register 13 (8 bytes)	DTR13	R/W	XXXXXXXXXX <sub>B</sub> to XXXXXXXXXX <sub>B</sub>

(Continued)

Interrupt cause	EI <sup>2</sup> OS Support	DMA channel number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX / UART 4 RX	Y2	14	#39	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
UART 2 TX / UART 4 TX	Y1	15	#40	FFFF5C <sub>H</sub>		
Flash Memory	N	—	#41	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Delayed Interrupt	N	—	#42	FFFF54 <sub>H</sub>		

Y1 : Usable

Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable

- Note:**
- The peripheral resources sharing the ICR register have the same interrupt level.
  - When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
  - When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.



### 11.3 DC Characteristics

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage (At $V_{CC} = 5 \text{ V} \pm 10\%$ )	$V_{IHS}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P85)
	$V_{IHA}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if Automotive input levels are selected
	$V_{IHT}$	—	—	2.0	—	$V_{CC} + 0.3$	V	Port inputs if TTL input levels are selected
	$V_{IHS}$	—	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	P12, P50, P82, P85 inputs if CMOS input levels are selected
	$V_{IHI}$	—	—	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	$V_{IHR}$	—	—	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{IHM}$	—	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	MD input pin
Input L voltage (At $V_{CC} = 5 \text{ V} \pm 10\%$ )	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P85)
	$V_{ILA}$	—	—	$V_{SS} - 0.3$	—	0.5 $V_{CC}$	V	Port inputs if Automotive input levels are selected
	$V_{ILT}$	—	—	$V_{SS} - 0.3$	—	0.8	V	Port inputs if TTL input levels are selected
	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	P12, P50, P82, P85 inputs if CMOS input levels are selected
	$V_{ILI}$	—	—	$V_{SS} - 0.3$	—	0.3 $V_{CC}$	V	P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected
	$V_{ILR}$	—	—	$V_{SS} - 0.3$	—	0.2 $V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{ILM}$	—	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	MD input pin
Output H voltage	$V_{OH}$	Normal outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output H voltage	$V_{OHI}$	$I^2\text{C}$ current outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -3.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output L voltage	$V_{OL}$	Normal outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Output L voltage	$V_{OLI}$	$I^2\text{C}$ current outputs	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 3.0 \text{ mA}$	—	—	0.4	V	

(Continued)

Clock Timing




#### 11.4.2 Reset Standby Input

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )


Parameter	Symbol	Pin	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{\text{RST}}$	500	—	ns	Under normal operation
			Oscillation time of oscillator* + 100 $\mu\text{s}$	—	$\mu\text{s}$	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode
			100	—	$\mu\text{s}$	In Time Timer mode

\* : The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred  $\mu\text{s}$  and several ms, and for an external clock, the time is 0 ms.

- Under normal operation:




- In Stop mode, Sub Clock mode, Sub Sleep mode, Watch mode:



**11.4.5 Bus Timing (Read)**
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, f_{CP} \leq 24 \text{ MHz})$ 

<b>Parameter</b>	<b>Symbol</b>	<b>Pin</b>	<b>Condition</b>	<b>Value</b>		<b>Unit</b>
				<b>Min</b>	<b>Max</b>	
ALE pulse width	$t_{LHLL}$	ALE		$t_{CP}/2 - 10$	—	ns
Valid address → ALE ↓ time	$t_{AVLL}$	ALE, A23 to A16, AD15 to AD00		$t_{CP}/2 - 20$	—	ns
ALE ↓ → Address valid time	$t_{LLAX}$	ALE, AD15 to AD00		$t_{CP}/2 - 15$	—	ns
Valid address → RD ↓ time	$t_{AVRL}$	A23 to A16, AD15 to AD00, $\overline{RD}$		$t_{CP} - 15$	—	ns
Valid address → Valid data input	$t_{AVDV}$	A23 to A16, AD15 to AD00		—	$5 t_{CP}/2 - 60$	ns
RD pulse width	$t_{RLRH}$	$\overline{RD}$		$3 t_{CP}/2 - 20$	—	ns
$\overline{RD}$ ↓ → Valid data input	$t_{RLDV}$	$\overline{RD}$ , AD15 to AD00		—	$3 t_{CP}/2 - 50$	ns
$\overline{RD}$ ↑ → Data hold time	$t_{RHDX}$	$\overline{RD}$ , AD15 to AD00		0	—	ns
$\overline{RD}$ ↑ → ALE ↑ time	$t_{RHLH}$	$\overline{RD}$ , ALE		$t_{CP}/2 - 15$	—	ns
$\overline{RD}$ ↑ → Address valid time	$t_{RHAX}$	$\overline{RD}$ , A23 to A16		$t_{CP}/2 - 10$	—	ns
Valid address → CLK ↑ time	$t_{AVCH}$	A23 to A16, AD15 to AD00, CLK		$t_{CP}/2 - 16$	—	ns
$\overline{RD}$ ↓ → CLK ↑ time	$t_{RLCH}$	$\overline{RD}$ , CLK		$t_{CP}/2 - 15$	—	ns
ALE ↓ → $\overline{RD}$ ↓ time	$t_{LLRL}$	ALE, $\overline{RD}$		$t_{CP}/2 - 15$	—	ns




#### 11.4.7 Ready Input Timing

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $f_{CP} \leq 24 \text{ MHz}$ )

Parameter	Symbol	Pin	Test Condition	Rated Value		Unit	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	45	—	ns	$f_{CP} = 16 \text{ MHz}$
				32	—	ns	$f_{CP} = 24 \text{ MHz}$
RDY hold time	$t_{RYHH}$	RDY	—	0	—	ns	—

**Note:** : If the RDY setup time is insufficient, use the auto-ready function.




#### 11.4.8 Hold Timing

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $f_{CP} \leq 24 \text{ MHz}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Pin floating → $\overline{\text{HAK}}$ ↓ time	$t_{XHAL}$	$\overline{\text{HAK}}$	—	30	$t_{CP}$	ns
$\text{HAK}$ ↑ time → Pin valid time	$t_{HAHV}$	$\overline{\text{HAK}}$	—	$t_{CP}$	$2 t_{CP}$	ns

**Note:** : There is more than 1 cycle from when HRQ reads in until the  $\overline{\text{HAK}}$  is changed.




■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal clock operation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	5 $t_{CP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCK0 to SCK3, SOT0 to SOT3		-50	+50	ns
Valid SIN → SCK ↑	$t_{IVSHI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXI}$	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	$t_{SOVHI}$	SCK0 to SCK3, SOT0 to SOT3		3 $t_{CP} - 70$	—	ns

**Note:** •  $C_L$  is load capacity value of pins when testing.  
•  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “[Clock Timing](#)”.



**11.4.13 I<sup>2</sup>C Timing**
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V})$ 


Parameter	Symbol	Condition	Standard-mode		Fast-mode* <sup>1</sup>		Unit
			Min	Max	Min	Max	
SCL clock frequency	$f_{SCL}$	$R = 1.7 \text{ k}\Omega$ $C = 50 \text{ pF}$ <sup>2</sup>	0	100	0	400	kHz
Hold time (repeated) START condition $SDA \downarrow \rightarrow SCL \downarrow$	$t_{HDSTA}$		4.0	—	0.6	—	$\mu\text{s}$
"L" width of the SCL clock	$t_{LOW}$		4.7	—	1.3	—	$\mu\text{s}$
"H" width of the SCL clock	$t_{HIGH}$		4.0	—	0.6	—	$\mu\text{s}$
Set-up time (repeated) START condition $SCL \uparrow \rightarrow SDA \downarrow$	$t_{SUSTA}$		4.7	—	0.6	—	$\mu\text{s}$
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	$t_{HDDAT}$		0	$3.45^{\ast 3}$	0	$0.9^{\ast 4}$	$\mu\text{s}$
Data set-up time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	$t_{SUDAT}$		250	—	100	—	ns
Set-up time for STOP condition $SCL \uparrow \rightarrow SDA \uparrow$	$t_{SUSTO}$		4.0	—	0.6	—	$\mu\text{s}$
Bus free time between a STOP and START condition	$t_{BUS}$		4.7	—	1.3	—	$\mu\text{s}$

\*1:For use at over 100 kHz, set the machine clock to at least 6 MHz.

\*2:R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.

\*3:The maximum  $t_{HDDAT}$  meets the requirement that it does not extend the "L" width ( $t_{LOW}$ ) of the SCL signal.

\*4:A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SUDAT} \geq 250$  ns must then be met.



### 11.5 A/D Converter

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $3.0 \text{ V} \leq \text{AVRH} - \text{AVRL}$ ,  $\text{V}_{CC} = \text{AV}_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $\text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}$ )


Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero reading voltage	$V_{OT}$	AN0 to AN23	AVRL — $1.5 \times \text{LSB}$	AVRL + $0.5 \times \text{LSB}$	AVRL + $2.5 \times \text{LSB}$	V	
Full scale reading voltage	$V_{FST}$	AN0 to AN23	AVRH — $3.5 \times \text{LSB}$	AVRH — $1.5 \times \text{LSB}$	AVRH + $0.5 \times \text{LSB}$	V	
Compare time	—	—	1.0 2.0	—	16500	$\mu\text{s}$	4.5 $\text{V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ 4.0 $\text{V} \leq \text{AV}_{CC} < 4.5 \text{ V}$
Sampling time	—	—	0.5 1.2	—	$\infty$	$\mu\text{s}$	4.5 $\text{V} \leq \text{AV}_{CC} \leq 5.5 \text{ V}$ 4.0 $\text{V} \leq \text{AV}_{CC} < 4.5 \text{ V}$
Analog port input current	$I_{AIN}$	AN0 to AN23	-0.3	—	+0.3	$\mu\text{A}$	
Analog input voltage range	$V_{AIN}$	AN0 to AN23	AVRL	—	AVRH	V	
Reference voltage range	—	AVRH	AVRL + 2.7	—	$\text{AV}_{CC}$	V	
	—	AVRL	0	—	AVRH - 2.7	V	
Power supply current	$I_A$	$\text{AV}_{CC}$	—	3.5	7.5	mA	
	$I_{AH}$	$\text{AV}_{CC}$	—	—	5	$\mu\text{A}$	*
Reference voltage current	$I_R$	AVRH	—	600	900	$\mu\text{A}$	
	$I_{RH}$	AVRH	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN23	—	—	4	LSB	

\*: If the A/D convertor is not operating, a current when CPU is stopped is applicable ( $\text{V}_{CC} = \text{AV}_{CC} = \text{AVRH} = 5.0 \text{ V}$ ).

Note: : The accuracy gets worse as  $|\text{AVRH} - \text{AVRL}|$  becomes smaller.

### 11.6 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by the A/D converter.
- Non linearity error : The deviation between the actual conversion characteristics and a line that joins the zero-transition line ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") to the full-scale transition line ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111").
- Differential linearity error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- Total error : Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error, and linear error.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal value)} = \frac{AVRH - AVRL}{1024} \text{ [V]}$$

N : Value of the digital output from the A/D converter

$V_{OT}$  (Ideal value) = AVRL + 0.5 LSB [V]

$V_{FST}$  (Ideal value) = AVRH - 1.5 LSB [V]

$V_{NT}$  : A voltage at which the digital output transitions from  $(N - 1)_H$  to  $N_H$ .

(Continued)