



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-DIP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f330d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Table of Contents**

1.	System Overview	13
	1.1. CIP-51™ Microcontroller Core	16
	1.1.1. Fully 8051 Compatible	16
	1.1.2. Improved Throughput	16
	1.1.3. Additional Features	17
	1.2. On-Chip Memory	18
	1.3. On-Chip Debug Circuitry	19
	1.4. Programmable Digital I/O and Crossbar	20
	1.5. Serial Ports	21
	1.6. Programmable Counter Array	21
	1.7. 10-Bit Analog to Digital Converter	22
	1.8. Comparators	23
	1.9. 10-bit Current Output DAC	24
2.	Absolute Maximum Ratings	25
3.	Global DC Electrical Characteristics	26
4.	Pinout and Package Definitions	27
5.	10-Bit ADC (ADC0, C8051F330 and C8051F330D only)	35
	5.1. Analog Multiplexer	36
	5.2. Temperature Sensor	37
	5.3. Modes of Operation	38
	5.3.1. Starting a Conversion	38
	5.3.2. Tracking Modes	39
	5.3.3. Settling Time Requirements	40
	5.4. Programmable Window Detector	45
	5.4.1. Window Detector In Single-Ended Mode	47
	5.4.2. Window Detector In Differential Mode	48
6.	10-Bit Current Mode DAC (IDA0, C8051F330 and C8051F330D only)	51
	6.1. IDA0 Output Scheduling	51
	6.1.1. Update Output On-Demand	51
	6.1.2. Update Output Based on Timer Overflow	52
	6.1.3. Update Output Based on CNVSTR Edge	52
	6.2. IDAC Output Mapping	52
7.	Voltage Reference (C8051F330 and C8051F330D only)	55
8.	Comparator0	59
9.	CIP-51 Microcontroller	65
	9.1. Instruction Set	67
	9.1.1. Instruction and CPU Timing	67
	9.1.2. MOVX Instruction and Program Memory	67
	9.2. Memory Organization	71
	9.2.1. Program Memory	71
	9.2.2. Data Memory	72
	9.2.3. General Purpose Registers	72
	9.2.4. Bit Addressable Locations	72



19.1.PCA Counter/Timer	188
19.2.Capture/Compare Modules	189
19.2.1.Edge-triggered Capture Mode	190
19.2.2.Software Timer (Compare) Mode	192
19.2.3.High-Speed Output Mode	193
19.2.4. Frequency Output Mode	194
19.2.5.8-Bit Pulse Width Modulator Mode	195
19.2.6.16-Bit Pulse Width Modulator Mode	196
19.3.Watchdog Timer Mode	197
19.3.1.Watchdog Timer Operation	197
19.3.2.Watchdog Timer Usage	198
19.4.Register Descriptions for PCA	200
20. C2 Interface	205
20.1.C2 Interface Registers	205
20.2.C2 Pin Sharing	207
21. Document Change List	208



Figure 19.17. PCA0CPHn: PCA Capture Module High Byte	203
20. C2 Interface	
Figure 20.1. C2ADD: C2 Address Register	205
Figure 20.2. DEVICEID: C2 Device ID Register	205
Figure 20.3. REVID: C2 Revision ID Register	206
Figure 20.4. FPCTL: C2 Flash Programming Control Register	206
Figure 20.5. FPDAT: C2 Flash Programming Data Register	206
Figure 20.6. Typical C2 Pin Sharing	207
21. Document Change List	



### 1. System Overview

C8051F330/1, C8051F330D devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 10-bit 200 ksps 16-channel single-ended/differential ADC with analog multiplexer
- 10-bit Current Output DAC
- Precision programmable 25 MHz internal oscillator
- 8k bytes of on-chip Flash memory—512 bytes are reserved
- 768 bytes of on-chip RAM
- SMBus/I2C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with three capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V<sub>DD</sub> Monitor, and Temperature Sensor
- On-chip Voltage Comparator
- 17 Port I/O (5 V tolerant)

With on-chip Power-On Reset,  $V_{DD}$  monitor, Watchdog Timer, and clock oscillator, the C8051F330/1, C8051F330D devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7 V-to-3.6 V operation over the industrial temperature range (–40 to +85 °C). The Port I/O and /RST pins are tolerant of input signals up to 5 V. The C8051F330/1 are available in a 20-pin MLP package and the C8051F330D is available in a 20-pin DIP package. Block diagrams are included in Figure 1.1 and Figure 1.2.



#### 5.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.



Figure 5.11. ADC0GTH: ADC0 Greater-Than Data High Byte Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xC3			
Bits7-0: Low byte of ADC0 Greater-Than Data Word											

Figure 5.12. ADC0GTL: ADC0 Greater-Than Data Low Byte Register



#### 6.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the IDAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the IDAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the IDAC output. When the IDA0CM bits (IDA0CN.[6:4]) are set to '000', '001', '010' or '011', writes to both IDAC data registers (IDA0L and IDA0H) are held until an associated Timer overflow event (Timer 0, Timer 1, Timer 2 or Timer 3, respectively) occurs, at which time the IDA0H:IDA0L contents are copied to the IDAC input latches, allowing the IDAC output to change to the new value.

#### 6.1.3. Update Output Based on CNVSTR Edge

The IDAC output can also be configured to update on a rising edge, falling edge, or both edges of the external CNVSTR signal. When the IDA0CM bits (IDA0CN.[6:4]) are set to '100', '101', or '110', writes to both IDAC data registers (IDA0L and IDA0H) are held until an edge occurs on the CNVSTR input pin. The particular setting of the IDA0CM bits determines whether IDAC outputs are updated on rising, falling, or both edges of CNVSTR. When a corresponding edge occurs, the IDA0H:IDA0L contents are copied to the IDAC input latches, allowing the IDAC output to change to the new value.

### 6.2. IDAC Output Mapping

The IDAC data registers (IDA0H and IDA0L) are left-justified, meaning that the eight MSBs of the IDAC output word are mapped to bits 7-0 of the IDA0H register, and the two LSBs of the IDAC output word are mapped to bits 7 and 6 of the IDA0L register. The data word mapping for the IDAC is shown in Figure 6.2.

IDA0H											ID.	A0L			
D9	D8	D7	D6	D5	D4	D3	D2	D1	D0						
Input Data Word Output Cu					ut Cur	rent		Out	put Ci	urrent		Οι	itput C	urrent	t
	(D9 - D	0)	ID	A00M	ID[1:0]	] = '1x'	'	IDA0O	MD[1:	0' = (0	1'	IDA0	OMD[1	1:0] = '	00'
	0x000	)			0 mA				0 mA	١			0 m	A	
	0x00	1		1/102	24 x 2	mA		1/1	)24 x	1 mA		1/1	024 x	0.5 mA	١
	0x200	)		512/10	)24 x 2	2 mA		512/1024 x 1 mA			512	/1024 >	x 0.5 m	iΑ	
	0x3FF		3FF 1023/1024 x 2 mA				1023	1024	x 1 mA	1	1023	3/1024	x 0.5 n	nA	

#### Figure 6.2. IDA0 Data Word Mapping

The full-scale output current of the IDAC is selected using the IDA0OMD bits (IDA0CN[1:0]). By default, the IDAC is set to a full-scale output current of 2 mA. The IDA0OMD bits can also be configured to provide full-scale output currents of 1 mA or 0.5 mA, as shown in Figure 6.3.



The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See Section "14.1. Priority Crossbar Decoder" on page 115 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to ( $V_{DD}$ ) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Table 8.1.

The Comparator response time may be configured in software via the CPT0MD register (see Figure 8.5). Selecting a longer response time reduces the Comparator supply current. See Table 8.1 for complete timing and power consumption specifications.



Figure 8.2. Comparator Hysteresis Plot

The Comparator hysteresis is software-programmable via its Comparator Control register CPT0CN. The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPT0CN (shown in Figure 8.3). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 8.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "8.3. Interrupt Handler" on page 58**). The CP0FIF flag is set



#### 9.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit addr	essable)	0xA8
						`	,	
Bit7:	EA: Enable A	All Interrupt	S.					
	This bit globa	ally enables	s/disables a	Il interrupts	It override	s the individ	lual interru	pt mask set-
	tings.							
	0: Disable al	l interrupt s	ources.					
	1: Enable ea	ch interrup	t according	to its individ	lual mask s	etting.		
Bit6:	ESPI0: Enab	le Serial P	eripheral Inf	terface (SPI	0) Interrupt			
	This bit sets	the maskin	g of the SP	10 interrupts	6.			
	1: Enchlo int	orrunt room	rupis.	tod by SDI	h			
Rit5.	FT2 <sup>·</sup> Enable	Timor 2 Int	torrunt	aleu by SFI	J.			
Dito.	This bit sets	the maskin	a of the Tin	ner 2 interru	nt			
	0: Disable Ti	mer 2 inter	rupt.		P			
	1: Enable int	errupt requ	ests genera	ated by the	TF2L or TF	2H flags.		
Bit4:	ES0: Enable	UART0 Int	errupt.	,		Ũ		
	This bit sets	the maskin	g of the UA	RT0 interru	pt.			
	0: Disable U	ART0 interi	rupt.					
	1: Enable UA	ART0 interr	upt.					
Bit3:	ET1: Enable	Timer 1 In	terrupt.					
	This bit sets	the maskin	g of the Tin	ner 1 interru	pt.			
	0: Disable al	I limer 1 in	terrupt.		TE4 flam			
Dito	EX1: Enable Int	Extornal Ir	esis genera	ated by the	r Fi llag.			
DILZ.	This hit sate	the maskin	a of Extern	al Interrunt	1			
	0. Disable ex	ternal inter	runt 1	armenupi	1.			
	1: Enable int	errupt requ	ests genera	ated by the	/INT1 input.			
Bit1:	ET0: Enable	Timer 0 In	terrupt.					
	This bit sets	the maskin	g of the Tin	ner 0 interru	pt.			
	0: Disable al	l Timer 0 in	terrupt.					
	1: Enable int	errupt requ	ests genera	ated by the	TF0 flag.			
Bit0:	EX0: Enable	External Ir	nterrupt 0.					
	This bit sets	the maskin	g of Externa	al Interrupt	0.			
	0: Disable ex	cternal inter	rupt 0.	4 a al la 41-				
	i: Enable int	errupt requ	ests genera	ated by the	nin i u input.			

#### Figure 9.9. IE: Interrupt Enable



### 11. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation. Refer to Table 11.1 for complete Flash memory electrical characteristics.

### 11.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see **Section "20. C2 Interface"** on page 205.

To ensure the integrity of Flash contents, it is strongly recommended that the on-chip  $V_{DD}$  Monitor be enabled in any system that includes code that writes and/or erases Flash memory from software.

#### 11.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in Figure 11.4.

#### 11.1.2. Flash Erase Procedure

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory); and (2) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. **A byte location to be programmed should be erased before a new value is written.** The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Set thePSEE bit (register PSCTL).
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Write the first key code to FLKEY: 0xA5.
- Step 5. Write the second key code to FLKEY: 0xF1.
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.

Step 7. Clear the PSWE and PSEE bits.



#### 11.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.

#### 11.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the Flash memory; both PSWE and PSEE must be set to '1' before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the 1's complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is unlocked when no other Flash pages are locked (all bits of the Lock Byte are '1') and locked when any other Flash pages are locked (any bit of the Lock Byte is '0'). See example below.









R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value			
XTLVLD	XOSCMD2	XOSCMD1	XOSCMD0	-	XFCN2	XFCN1	XFCN0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0xB1			
Bit7:	XTLVLD: Cr	ystal Oscilla	tor Valid Flag	<b>]</b> .							
	(Read only w	when XOSC	MD = 11x.)								
	0: Crystal O	scillator is ur	nused or not	yet stable.							
	1: Crystal O	scillator is ru	inning and st	able.							
BItS6-4:	XUSCMD2-	U: External C	JSCIIIator Mo	de Bits.							
	00X. EXterna		circuit oir.								
	011: Externa	ALCMOS CIC	ock Mode wit	h divide hv	2 stage						
	100: RC Os	cillator Mode	e.		2 olago.						
	101: Capaci	tor Oscillator	r Mode.								
	110: Crystal	Oscillator M	ode.								
	111: Crystal	Oscillator M	ode with divi	de by 2 sta	ige.						
Bit3:	RESERVED	. Read = 0,	Write = don't	care.							
Bits2-0:	XFCN2-0: E	xternal Osci	llator Freque	ncy Contro	ol Bits.						
	000-111: Se	e table below	N:								
	XFCN	Crystal (X	OSCMD = 11	1x) RC (2	XOSCMD =	= 10x)	C (XOSCMD	= 10x)			
	000	f≤	32 kHz		f ≤ 25 kHz		K Factor =	0.87			
	001	32 kHz	< f ≤ 84 kHz	25 k	$Hz < f \le 50$	kHz	K Factor =	= 2.6			
	010	84 kHz <	< f ≤ 225 kHz	2 50 k	$Hz < f \le 100$	) kHz	K Factor =	= 7.7			
	011	225 kHz	$< f \le 590 \text{ kHz}$	z 100 k	$Hz < t \le 20$	0 kHz	K Factor	= 22			
	100	590 kHz	$< 1 \le 1.5$ MH	z 200 k	$Hz < t \le 40$	0 kHz	K Factor	= 65			
	101	1.5 MHz	$z < f \le 4$ MHz	400 k	$Hz < f \le 80$	0 kHz	K Factor =	: 180			
	110	4 MHZ <	$< t \le 10 \text{ MHz}$	800 k	$Hz < f \le 1.6$		K Factor =	: 664			
	111	10 MHZ	$<$ f $\leq$ 30 MHz	1.6 IV	$ HZ < f \le 3.2$	2 MHZ	K Factor =	1590			
CRYSTA	L MODE (Cire	cuit from Fig	ure 13.1, Op	tion 1; XO	SCMD = 11	x)					
	Choose XFC	CN value to r	match crysta	l frequency	<i>'</i> .						
		<b>E</b> : 40			40.)						
RC MOD	E (Circuit from	n Figure 13.	1, Option 2;	XOSCMD	= 10x)						
	Choose XFC		natch freque	ency range:							
	$f = 1.23(10^{\circ}) / (R * C)$ , where										
f = frequency of clock in MHZ											
C – capacitor value in pr R = Pull-un resistor value in kO											
	R = ruii-up resistor value in K22										
C MODE	(Circuit from	Figure 13.1,	Option 3; X	OSCMD =	10x)						
	Choose K Fa	actor (KF) fo	or the oscillat	ion frequer	ncy desired	:					
	f = KF / (C *	V <sub>DD</sub> ), when	re								
	f = frequenc	v of clock in	MHz								
	C = capacito	or value the 2	XTAL2 pin in	pF							
	V <sub>DD</sub> = Pow	er Supply on	MCU in volt	s							
		· · · •									

#### Figure 13.5. OSCXCN: External Oscillator Control Register





Figure 14.12. P1MDIN: Port1 Input Mode Register



Figure 14.13. P1MDOUT: Port1 Output Mode Register



Figure 14.14. P1SKIP: Port1 Skip Register



#### 15.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 15.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 15.3 illustrates a typical SMBus transaction.



Figure 15.3. SMBus Transaction

#### 15.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "15.3.4. SCL High (SMBus Free) Timeout" on page 128). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



#### 17.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 17.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 17.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 17.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.















\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 17.15. SPI Slave Timing (CKPHA = 1)



#### 18.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

#### 18.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 18.11, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.



Figure 18.11. Timer 2 16-Bit Mode Block Diagram



### 19. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "14.1. Priority Crossbar Decoder" on page 115 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "19.2. Capture/Compare Modules" on page 189). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 19.1

**Important Note:** The PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 19.3 for details.



Figure 19.1. PCA Block Diagram



PWM16n         ECOMn         CAPPn         CAPNn         MATn         TOGn         PWMn         ECCFn         00000000           Bit7         Bit6         Bit5         Bit4         Bit3         Bit2         Bit1         Bit0           SFR Address:         PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC           Bit7:         PWM16n:         16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1). 0: 8-bit PWM selected.           Bit6:         ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.         1: Enabled.           Bit5:         CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.         1: Enabled.           Bit4:         CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.         1: Enabled.           Bit3:         MATn: Match Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.         1: Enabled.           Bit3:         MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.           Bit2:         TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When en	PWM16n         ECOMn         CAPPn         CAPNn         MATn         TOGn         PWMn         ECCFn         00000000           Bit7         Bit6         Bit6         Bit4         Bit3         Bit2         Bit1         Bit0           SFR Address:         PCA0CPM0: 0xDA, PCA0CPM1: 0xDC         DXDC         Bit7         Bit7         Bit6         Bit7         Bit7         DWM16n: 16-bit Pulse Width Modulation Enable.           This bit selects         16-bit PWM selected.         1: 16-bit PWM selected.         1: 16-bit PWM selected.           Bit6:         ECOMn: Comparator Function Enable.         This bit enables/disables the comparator function for PCA module n.         0: Disabled.           1: Enabled.         1: Enabled.         Bit6         ECOMn: Capture Positive Function Enable.           This bit enables/disables the positive edge capture for PCA module n.         0: Disabled.         1: Enabled.           Bit4:         CAPNn: Capture Negative Function Enable.         This bit enables/disables the negative edge capture for PCA module n.         0: Disabled.           Bit4:         CAPNn: Capture Negative Function Enable.         This bit enables/disables the negative edge capture for PCA module n.         0: Disabled.           Bit3:         MATn: Match Function Enable.         This bit enables/disables the negative edge capture/compare register cause the CCFn bit in PCA0MD regi	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
Bit         Bits	Bit?         Bits         Bits <th< td=""><td>PWM16</td><td>n ECOMn</td><td>CAPPn</td><td>CAPNn</td><td>MATn</td><td>TOGn</td><td>PWMn</td><td>ECCFn</td><td>00000000</td></th<>	PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000				
<ul> <li>SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC</li> <li>Bit7: PWM16n: 16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1). 0: 8-bit PWM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PUM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> </ul>	<ul> <li>SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC</li> <li>Bit7: PWM16n: 16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1). 0: 8-bit PWM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit6: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>Bit6: CAPPn: Capture Positive Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit6: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>Bit6: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>B</li></ul>	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
<ul> <li>Bit7: PWM16n: 16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1). 0: 8-bit PVM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>Bit6: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWM bit is also set to logic 1, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PVM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM fin is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PVM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM fin is cleared; 16-bit mode</li></ul>	<ul> <li>Bit7: PWM16n: 16-bit Pulse Width Modulation Enable. This bit selects 16-bit mode when Pulse Width Modulation mode is enabled (PWMn = 1). 0: 8-bit PWM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin .8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit ests the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>Disabled CCFn interrupt</li></ul>	SFR Addre	ess: PCA0CPM0:	0xDA, PCA0C	PM1: 0xDB, P	CA0CPM2: 0x	(DC							
<ul> <li>Bit. Province Page Width Modulation mode is enabled (PWMn = 1).</li> <li>C: 8-bit PWM selected.</li> <li>1: 16-bit PWM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable.</li> <li>This bit enables/disables the comparator function for PCA module n.</li> <li>C: Disabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>C: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>O: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the logic LXn pin to toggle. If the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>O: Disabled.</li> <li>1: Enabled.</li></ul>	<ul> <li>Bit. Province of the base when Pulse Width Modulation mode is enabled (PWMn = 1).</li> <li>C: 8-bit PWM selected.</li> <li>Bit6: ECOMm: Comparator Function Enable.</li> <li>This bit enables/disables the comparator function for PCA module n.</li> <li>C: Disabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>Bit6: ECOM: Comparator Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>C: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>C: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>C: Disabled.</li> <li>Bit1: PVMM: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>D: Disabled.</li> <li>ECCFn: Capture/Compare Flag Interrupt Enable.</li></ul>	Dit7.	Rit7: PWM16n: 16-bit Pulse Width Modulation Enable											
<ul> <li>Bits Bit Schedel.</li> <li>Bits ECOMn: Comparator Function Enable.</li> <li>This bit enables/disables the comparator function for PCA module n.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bits: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bits: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Ena</li></ul>	<ul> <li>Bith Sector of the PCA content in the sector of the PCA module of the sector of the PCA content with a module sector of the PCA module of the PCA module of the PCA content with a module sector of the PCA module of the PCA content with a module sector of the PCA module of the PCA content with a module sector of the PCA module of the PCA content with a module sector of the PCA module of the PCA content with a module sector of the PCA module of the PCA content with a module sector of the PCA content with a module sector of the PCA module operates in Frequency Output Mode.</li> <li>Bit2: PCAP Compares Provide the PCA module of the PCA content with a module sector of the PCA conter with a module's capture/compare register cause the CCFn bit in PCAOMD register to be set to logic 1.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCAOMD register to be set to logic 1.</li> <li>Disabled.</li> <li>Bit4: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PCA pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit1: PCMn: Pulse Width Modulation Mode Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit2: ECFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interru</li></ul>	DILT.	This hit selec	ts 16-hit m	nde when P	alion Enabi Pulse Width	e. Modulation	mode is en	abled (PW	Mn = 1				
<ul> <li>1: 16-bit PVM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PVMIn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PVMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PVM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PVM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>1: 16-bit PWM selected.</li> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>11: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the tologic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>Bit6: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) in</li></ul>		0. 8-bit PWM	selected			modulation			wiii – 1 <i>)</i> .				
<ul> <li>Bit6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>Bif6: ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA module n. 0: Disabled. 1: Enabled.</li> <li>Bif5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled. 1: Enabled.</li> <li>Bif4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled. 1: Enabled.</li> <li>Bif3: MATn: Match Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled. 1: Enabled.</li> <li>Bif3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.</li> <li>Bif2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bif1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bif0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt. 0: Disable CCFn interrupts. 1: Enable a Capture/Compare Flag Interrupt request when CCFn is set.</li> </ul>		1: 16-bit PW	M selected.										
<ul> <li>This bit enables/disables the comparator function for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>This bit enables/disables the comparator function for PCA module n.</li> <li>Disabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the megative edge capture for PCA module n.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>Disabled.</li> <li>Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Bit1: PWMn: Pulse With Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>Disabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag Interrupt request when CCFn is set.</li> </ul>	Bit6:	ECOMn: Cor	nparator Fu	nction Enal	ble.								
<ul> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable.</li> <li>This bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>0: Disabled. <ol> <li>1: Enabled.</li> </ol> </li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. <ol> <li>0: Disabled.</li> <li>1: Enabled.</li> </ol> </li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. <ol> <li>0: Disabled.</li> <li>1: Enabled.</li> </ol> </li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. <ol> <li>0: Disabled.</li> <li>1: Enabled.</li> </ol> </li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. <ol> <li>0: Disabled.</li> <li>1: Enabled.</li> </ol> Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. <ol> <li>0: Disabled.</li> <li>1: Enabled.</li> </ol> Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PVM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PVM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. <ol> <li>Disabled.</li> <li>Enabled.</li> </ol> Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit est the masking of the Cap</li></ul>		This bit enab	les/disables	s the compa	arator functi	on for PCA	module n.						
<ul> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>1: Enabled.</li> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit enables/disables the CApture/Compare Flag (CCFn) interrupt.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: capture/Compare Flag Interrupt request when CCFn is set.</li> </ul>		0: Disabled.											
<ul> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n. 0: Disabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>Bit5: CAPPn: Capture Positive Function Enable. This bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWM bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the toggle 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the tolgic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		1: Enabled.											
<ul> <li>Inis bit enables/disables the positive edge capture for PCA module h.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>Inis bit enables/disables the positive edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output to nthe CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is se</li></ul>	Bit5:	CAPPn: Cap	ture Positiv	e Function	Enable.		A						
<ul> <li>bisabled.</li> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable.</li> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PVM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>1: Enabled.</li> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>Bit1: PVWm: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		I his bit enab	les/disables	s the positiv	e edge cap	ture for PCA	A module n.						
<ul> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n. 0: Disabled. 1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1. 0: Disabled. 1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode. 0: Disabled. 1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled. 1: Enabled.</li> </ul>	<ul> <li>Bit4: CAPNn: Capture Negative Function Enable. This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		1. Enabled											
<ul> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>This bit enables/disables the negative edge capture for PCA module n.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>	Bit4	CAPNn <sup>•</sup> Cap	ture Negati	ve Function	Enable								
<ul> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable.</li> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	DRT	This bit enab	les/disables	the negati	ve edge ca	oture for PC	A module n	).					
<ul> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>1: Enabled.</li> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		0: Disabled.		Ŭ	0								
<ul> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>Bit3: MATn: Match Function Enable. This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		1: Enabled.											
<ul> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>This bit enables/disables the match function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>	Bit3:	MATn: Match	Function E	nable.									
<ul> <li>the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		This bit enab	les/disables	the match	function for	PCA modu	ile n. When	enabled, r	natches of				
<ul> <li>register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>register to be set to logic 1.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		the PCA could	nter with a r	nodule's ca	pture/comp	are register	cause the	CCFn bit ir	ו PCA0MD				
<ul> <li>Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>b. Disabled.</li> <li>1: Enabled.</li> <li>Bit2: TOGn: Toggle Function Enable.</li> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>b) Disabled.</li> <li>b) Enabled.</li> <li>b) Enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>c) Disabled.</li> <li>b) ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>c) Disable CCFn interrupts.</li> <li>c) Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		register to be	set to logic	21.									
<ul> <li>Bit2: TOGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>Bit2: ToGn: Toggle Function Enable. This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		1. Enabled											
<ul> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>This bit enables/disables the toggle function for PCA module n. When enabled, matches of the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>	Bit2 <sup>.</sup>	TOGn: Togal	e Function I	Enable									
<ul> <li>the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>the PCA counter with a module's capture/compare register cause the logic level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>	DILZ.	This bit enab	les/disables	s the togale	function for	PCA modu	ile n. When	enabled, r	natches of				
<ul> <li>CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		the PCA cour	nter with a r	nodule's ca	pture/comp	are register	cause the	logic level	on the				
Output Mode. 0: Disabled. 1: Enabled. Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled. 1: Enabled.	<ul> <li>Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		CEXn pin to t	oggle. If the	e PWMn bit	is also set	to logic 1, th	ne module o	perates in	Frequency				
<ul> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		Output Mode											
<ul> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>1: Enabled.</li> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable. This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		0: Disabled.											
<ul> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> </ul>	<ul> <li>Bit1: PWMn: Pulse Width Modulation Mode Enable.</li> <li>This bit enables/disables the PWM function for PCA module n. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>	D'M.	1: Enabled.	. \A/2 -141- A/-										
modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled. 1: Enabled.	<ul> <li>Inis bit enables/disables the PWM function for PCA module fit. When enabled, a pulse width modulated signal is output on the CEXn pin. 8-bit PWM is used if PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>	Bit1:	PWMn: Pulse	e Width Mo		de Enable.		a n Mhan a	nablad a					
mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode. 0: Disabled. 1: Enabled.	<ul> <li>modeliated signal is output on the CEXIT pill. 0-bit T withis dised in T withion is cleared, 10-bit model is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		modulated si	anal is outo	ut on the Cl	EXn nin 8-h	PCA MOUUN	e n. when e sod if P\//M	116n is clea	puise width				
Frequency Output Mode. 0: Disabled. 1: Enabled.	<ul> <li>Frequency Output Mode.</li> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		mode is used	l if PWM16r	n is set to lo	aic 1 If the	TOGn bit is	also set th	non is cied ne module	operates in				
0: Disabled. 1: Enabled.	<ul> <li>0: Disabled.</li> <li>1: Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		Frequency O	utput Mode		gio il il allo								
1: Enabled.	<ol> <li>Enabled.</li> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable. This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ol>		0: Disabled.											
	<ul> <li>Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.</li> <li>This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.</li> <li>0: Disable CCFn interrupts.</li> <li>1: Enable a Capture/Compare Flag interrupt request when CCFn is set.</li> </ul>		1: Enabled.											
Bit0: ECCFn: Capture/Compare Flag Interrupt Enable.	This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt. 0: Disable CCFn interrupts. 1: Enable a Capture/Compare Flag interrupt request when CCFn is set.	Bit0:	ECCFn: Cap	ture/Compa	re Flag Inte	errupt Enab	le.							
This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.	0: Disable CCFn interrupts. 1: Enable a Capture/Compare Flag interrupt request when CCFn is set.		This bit sets t	the masking	g of the Cap	oture/Compa	are Flag (C0	CFn) interru	pt.					
U: Disable CCFn interrupts.	i. Enable a Capture/Compare Flag Interrupt request when CCFh is set.		U: Disable CO	CEN Interrup	DIS.	interrunt re	au oot when	CCEn in an	.+					
i. Enable a Capture/Compare Flag interrupt request when CCFI is set.				apture/Col	праге гіад	interrupt re	quest when	COLLINS SE	÷L.					

### Figure 19.13. PCA0CPMn: PCA Capture/Compare Mode Registers









#### Figure 19.15. PCA0H: PCA Counter/Timer High Byte



Figure 19.16. PCA0CPLn: PCA Capture Module Low Byte



