

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I²C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	30
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/mini52lan">https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/mini52lan</a>

**CONTENTS**

1	GENERAL DESCRIPTION .....	7
2	FEATURES .....	8
3	PARTS INFORMATION LIST AND PIN CONFIGURATION .....	11
3.1	NuMicro Mini51™ Series Product Selection Guide .....	11
3.2	PIN CONFIGURATION .....	12
3.2.1	LQFP 48-pin .....	12
3.2.2	QFN 33-pin .....	13
3.3	Pin Description .....	14
4	BLOCK DIAGRAM .....	18
4.1	NuMicro Mini51™ Block Diagram .....	18
5	FUNCTIONAL DESCRIPTION.....	19
5.1	Memory Organization .....	19
5.1.1	Overview .....	19
5.1.2	System Memory Map.....	20
5.2	Nested Vectored Interrupt Controller (NVIC) .....	21
5.2.1	Overview .....	21
5.2.2	Features .....	21
5.2.3	Exception Model and System Interrupt Map .....	21
5.2.4	Vector Table .....	23
5.2.5	NVIC Operation .....	24
5.3	System Manager .....	25
5.3.1	Overview .....	25
5.3.2	System Reset .....	25
5.3.3	System Power Distribution .....	25
5.3.4	Memory Mapping Table.....	27
5.4	Clock Controller .....	28
5.4.1	Overview .....	28
5.4.2	Clock Generator .....	28
5.4.3	System Clock and SysTick Clock .....	29
5.4.4	AHB Clock Source Selection .....	30
5.4.5	Peripheral Clock Source Selection .....	31
5.4.6	Power-down Mode Clock.....	33
5.4.7	Frequency Divider Output.....	34
5.5	Comparator Controller (CMPC).....	35
5.5.1	Overview .....	35
5.5.2	Features .....	35
5.6	Analog-to-Digital Converter (ADC).....	36
5.6.1	Overview .....	36
5.6.2	Features .....	36
5.7	Flash Memory Controller (FMC).....	37
5.7.1	Overview .....	37
5.7.2	Features .....	37



9.1	48-pin LQFP .....	64
9.2	33-pin QFN (4mm x 4mm) .....	65
9.3	33-pin QFN (5mm x 5mm) .....	66
10	REVISION HISTORY .....	67

### ***List of Figures***

Figure 3.1-1 NuMicro Mini51™ Series Product Selection Guide.....	11
Figure 3.2-1 NuMicro Mini51™ Series LQFP 48-pin Assignment .....	12
Figure 3.2-2 NuMicro Mini51™ Series QFN 33-pin Assignment.....	13
Figure 4.1-1 NuMicro Mini51™ Series Block Diagram .....	18
Figure 5.3-1 NuMicro Mini51™ Series Power Distribution Diagram.....	26
Figure 5.4-1 Clock Generator Block Diagram .....	28
Figure 5.4-2 System Clock Block Diagram .....	29
Figure 5.4-3 SysTick Clock Control Block Diagram .....	29
Figure 5.4-4 AHB Clock Source for HCLK .....	30
Figure 5.4-5 Peripherals Clock Source Selection for PCLK .....	31
Figure 5.4-6 Clock Source of Frequency Divider .....	34
Figure 5.4-7 Block Diagram of Frequency Divider .....	34
Figure 5.9-1 Bus Timing.....	39
Figure 5.10-1 Application Circuit Diagram .....	42
Figure 5.14-1 Timing of Interrupt and Reset Signal.....	49
Figure 6.1-1 Functional Block Diagram.....	50
Figure 8.3-1 Typical Crystal Application Circuit .....	60

### ***List of Tables***

Table 3.3-1 NuMicro Mini51™ Series Pin Description .....	17
Table 5.1-1 Address Space Assignments for On-Chip Modules .....	20
Table 5.2-1 Exception Model .....	22
Table 5.2-2 System Interrupt Map .....	23
Table 5.2-3 Vector Table Format .....	23
Table 5.3-1 Memory Mapping Table .....	27
Table 5.4-1 Peripherals Engine Clock Source Selection Table .....	32
Table 5.13-1 UART Baud Rate Setting Table.....	45
Table 5.13-2 UART Baud Rate Setting Table.....	45
Table 5.14-1 Watchdog Time-out Interval Selection.....	48



## 1 GENERAL DESCRIPTION

The NuMicro Mini51™ series 32-bit microcontroller is embedded with an ARM® Cortex™-M0 core for industrial controls and applications which require high performance, high integration, and low cost. The Cortex™-M0 is the newest ARM embedded processor with 32-bit performance at a cost equivalent to the traditional 8-bit microcontroller.

The NuMicro Mini51™ series can run up to 24 MHz, and thus can afford to support a variety of industrial controls and applications requiring high CPU performance. The NuMicro Mini51™ series provides 4K/8K/16K-byte embedded program flash, size configurable data flash (shared with program flash), 2K-byte flash for the ISP, and 2K-byte embedded SRAM.

A number of system-level peripheral functions, such as I/O Port, Timer, UART, SPI, I<sup>2</sup>C, PWM, ADC, Watchdog Timer, and low voltage detector, have been incorporated in the NuMicro Mini51™ series to reduce component count, board space, and system cost. These useful functions make the NuMicro Mini51™ series powerful for a wide range of applications.

Additionally, the NuMicro Mini51™ series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, allowing user to update program memory without removing a chip from an actual end product.

## 4 BLOCK DIAGRAM

### 4.1 NuMicro Mini51™ Block Diagram




Figure 4.1-1 NuMicro Mini51™ Series Block Diagram



## 5 FUNCTIONAL DESCRIPTION

### 5.1 Memory Organization

#### 5.1.1 Overview

The NuMicro Mini51™ series provides a 4G-byte address space for programmers. The memory locations assigned to each on-chip modules are shown in 錯誤! 找不到參照來源。. The detailed register and memory addressing and programming will be described in the following sections for individual on-chip modules. The NuMicro Mini51™ series only supports little-endian data format.




Figure 5.3-1 NuMicro Mini51™ Series Power Distribution Diagram

## 5.10 Enhanced PWM Generator

### 5.10.1 Overview

The NuMicro Mini51™ series has built one PWM unit which is specially designed for motor driving control applications. The PWM unit supports 6 PWM generators which can be configured as 6 independent PWM outputs, PWM0~PWM5, or as 3 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5) with 3 programmable dead-zone generators.

Each PWM generator shares the 8-bit prescaler, clock divider providing 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16). Each PWM output has independent 16-bit counter for PWM period control, and 16-bit comparators for PWM duty control. The 6 PWM generators provide six independent PWM interrupt flags which are set by hardware when the corresponding PWM period counter comparison matched. Each PWM interrupt source with its corresponding enable bit can request PWM interrupt. The PWM generators can be configured as One-shot mode to produce only one PWM cycle signal or Auto-reload mode to output PWM waveform continuously.

### 5.10.2 Features

The PWM unit supports the following features:

- Six independent 16-bit PWM duty control units with maximum 6 port pins:
  - ◆ 6 independent PWM outputs – PWM0, PWM1, PWM2, PWM3, PWM4, and PWM5
  - ◆ 3 complementary PWM pairs, with each pin in a pair mutually complement to each other and capable of programmable dead-zone insertion – (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
  - ◆ 3 synchronous PWM pairs, with each pin in a pair in-phase – (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
- Group control bit – PWM2 and PWM4 are synchronized with PWM0
- One-shot (only support edge alignment mode) or Auto-reload mode PWM
- Up to 16-bit resolution
- Supports Edge-aligned and Center-aligned mode
- Programmable dead-zone insertion between complementary paired PWMS
- Each pin of PWM0 to PWM5 has independent polarity setting control
- Hardware fault brake protections
  - ◆ Two Interrupt source types:
    - Synchronously requested at PWM frequency when down counter comparison matched (edge- and center-aligned mode) or underflow (edge-aligned mode)
    - Requested when external fault brake asserted
      - ◆ BKP0: EINT0
      - ◆ BKP1: EINT1 or CPO0
- The PWM signals before polarity control stage are defined in view of positive logic. Whether the PWM ports are active high or active low is controlled by the polarity control register.




Figure 5.10-1 Application Circuit Diagram



## 5.11 Serial Peripheral Interface (SPI) Controller

### 5.11.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in Master/Slave mode with 4-wire bi-direction interface. NuMicro Mini51™ series contain one set of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. SPI controller can be set as a master; it also can be set as a slave controlled by an off-chip master device.

### 5.11.2 Features

- Supports Master or Slave mode operation
- MSB or LSB first transfer
- Byte or word Suspend mode
- Variable output serial clock frequency in Master mode
- Supports two programmable serial clock frequencies in Master mode

## 5.13 UART Interface Controller

The NuMicro Mini51™ series provides one channel of Universal Asynchronous Receiver/Transmitters (UART). UART performs Normal Speed UART, and support flow control function.

### 5.13.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR function, and RS-485 mode functions. Each UART channel supports six types of interrupts, including transmitter FIFO empty interrupt (INT\_THRE), receiver threshold level reaching interrupt (INT\_RDA), line status interrupt (parity error or framing error or break interrupt) (INT\_RLS), receiver buffer time-out interrupt (INT\_TOUT), MODEM/Wake-up status interrupt (INT\_MODEM), and Buffer error interrupt (INT\_BUF\_ERR). Interrupt number 12 (vector number is 28) supports UART interrupt. Refer to Nested Vectored Interrupt Controller chapter for System Interrupt Map.

The UART is built-in with a 16-byte transmitter FIFO (TX\_FIFO) and a 16-byte receiver FIFO (RX\_FIFO) that reduces the number of interrupts presented to the CPU and the CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 4 error conditions (parity error, framing error, break interrupt and buffer error) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing crystal clock input by divisors to produce the clock that transmitter and receiver need. The baud rate equation is  $\text{Baud Rate} = \text{UART\_CLK} / M * [\text{BRD} + 2]$ , where M and BRD are defined in Baud Rate Divider Register (UA\_BAUD). The following table lists the equations in the various conditions and the UART baud rate setting table.

Table 5.13-1 UART Baud Rate Setting Table

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	Baud Rate Equation
0	0	0	B	A	$\text{UART\_CLK} / [16 * (A+2)]$
1	1	0	B	A	$\text{UART\_CLK} / [(B+1) * (A+2)]$ , B must $\geq 8$
2	1	1	Don't care	A	$\text{UART\_CLK} / (A+2)$ , A must $\geq 3$

Table 5.13-2 UART Baud Rate Setting Table

System clock = 22.1184 MHz			
Baud rate	Mode0	Mode1	Mode2
921600	Not Support	A=0, B=11	A=22
460800	A=1	A=1, B=15 A=2, B=11	A=46
230400	A=4	A=4, B=15 A=6, B=11	A=94
115200	A=10	A=10, B=15	A=190

		A=14, B=11	
57600	A=22	A=22, B=15 A=30, B=11	A=382
38400	A=34	A=62, B=8 A=46, B=11 A=34, B=15	A=574
19200	A=70	A=126, B=8 A=94, B=11 A=70, B=15	A=1150
9600	A=142	A=254, B=8 A=190, B=11 A=142, B=15	A=2302
4800	A=286	A=510, B=8 A=382, B=11 A=286, B=15	A=4606

#### 5.13.1.1 Auto-Flow Control

The UART controller supports auto-flow control function that uses two low-level signals, CTSn (clear-to-send) and RTSn (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts RTSn to external device. When the number of bytes in the RX FIFO equals the value of RTS\_TRI\_lev (UA\_FCR[19:16]), the RTSn is de-asserted. The UART sends data out when UART controller detects CTSn is asserted from external device. If a validly asserted CTSn is not detected the UART controller will not send data out.

#### 5.13.1.2 IrDA Function Mode

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (user must set IrDA\_EN (UA\_FUN\_SEL[1:0]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. Thus it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

#### 5.13.1.3 RS-485 Function Mode

Alternate function of UART controllers is RS-485 9 bit mode function, direction control provided by RTSn pin or can program GPIO (P0.1 for RTSn) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTSn control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are the same as UART.

## 6 ARM® CORTEX™-M0 CORE

### 6.1 Overview

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processors. The profile supports two modes - Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset and can be entered as a result of an exception return. 錯誤! 找不到參照來源。 shows the functional controller of the processor.




Figure 6.1-1 Functional Block Diagram

## 8.2 DC Electrical Characteristics

(VDD-VSS = 5.0 V, TA = 25°C, FOSC = 24 MHz unless otherwise specified.)

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Operation voltage	V <sub>DD</sub>	2.5		5.5	V	V <sub>DD</sub> = 2.5 V ~ 5.5 V up to 24 MHz
V <sub>DD</sub> rise rate to ensure internal operation correctly	V <sub>RISE</sub>	0.05			V/mS	
Power ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO output voltage	V <sub>LDO</sub>	-10%	1.8	+10%	V	V <sub>DD</sub> = 2.5V ~ 5.5V
Analog operating voltage	AV <sub>DD</sub>	0		V <sub>DD</sub>	V	
Operating current Normal run mode at 24 MHz	I <sub>DD1</sub>		9.5		mA	V <sub>DD</sub> = 5.5V at 24 MHz, all IP Enabled
	I <sub>DD2</sub>		7.5		mA	V <sub>DD</sub> = 5.5V at 24 MHz, all IP Disabled
	I <sub>DD3</sub>		7.5		mA	V <sub>DD</sub> = 3.3V at 24 MHz, all IP Enabled
	I <sub>DD4</sub>		6		mA	V <sub>DD</sub> = 3.3V at 24 MHz, all IP Disabled
Operating current Normal run mode at 12 MHz	I <sub>DD5</sub>		5.5		mA	V <sub>DD</sub> = 5.5V at 12 MHz, all IP Enabled
	I <sub>DD6</sub>		4.5		mA	V <sub>DD</sub> = 5.5V at 12 MHz, all IP Disabled
	I <sub>DD7</sub>		4		mA	V <sub>DD</sub> = 3.3V at 12 MHz, all IP Enabled
	I <sub>DD8</sub>		3		mA	V <sub>DD</sub> = 3.3V at 12 MHz, all IP Disabled
Operating current Normal run mode at 4 MHz	I <sub>DD9</sub>		3.6		mA	V <sub>DD</sub> = 5.5V at 4 MHz, all IP Enabled
	I <sub>DD10</sub>		3.3		mA	V <sub>DD</sub> = 5.5V at 4 MHz, all IP Disabled
	I <sub>DD11</sub>		1.7		mA	V <sub>DD</sub> = 3.3V at 4 MHz, all IP Enabled
	I <sub>DD12</sub>		1.4		mA	V <sub>DD</sub> = 3.3V at 4 MHz, all IP Disabled
Operating current Normal run mode at 22.1184 MHz IRC	I <sub>DD13</sub>		6.6		mA	V <sub>DD</sub> = 5.5V at 22.1184 MHz, all IP Enabled
	I <sub>DD14</sub>		5		mA	V <sub>DD</sub> = 5.5V at 22.1184 MHz, all IP Disabled
	I <sub>DD15</sub>		6.6		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Enabled
	I <sub>DD16</sub>		5		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Disabled

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
	I <sub>IDLE16</sub>		1.2		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Disabled
Operating current Idle mode at 32.768 KHz crystal oscillator	I <sub>IDLE17</sub>		110		µA	V <sub>DD</sub> = 5.5V at 32.768 KHz, all IP Enabled
	I <sub>IDLE18</sub>		107		µA	V <sub>DD</sub> = 5.5V at 32.768 KHz, all IP Disabled
	I <sub>IDLE19</sub>		105		µA	V <sub>DD</sub> = 3.3V at 32.768 KHz, all IP Enabled
	I <sub>IDLE20</sub>		102		µA	V <sub>DD</sub> = 3.3V at 32.768 KHz, all IP Disabled
Operating current Idle mode at 10 KHz IRC	I <sub>IDLE21</sub>		103		µA	V <sub>DD</sub> = 5.5V at 10 KHz, all IP Enabled
	I <sub>IDLE22</sub>		102		µA	V <sub>DD</sub> = 5.5V at 10 KHz, all IP Disabled
	I <sub>IDLE23</sub>		96		µA	V <sub>DD</sub> = 3.3V at 10 KHz, all IP Enabled
	I <sub>IDLE24</sub>		95		µA	V <sub>DD</sub> = 3.3V at 10 KHz, all IP Disabled
Standby current Power-down mode	I <sub>PWD1</sub>		10		µA	V <sub>DD</sub> = 5.0V, CPU STOP All IP and Clock OFF
	I <sub>PWD2</sub>		5		µA	V <sub>DD</sub> = 3.3V, CPU STOP All IP and Clock OFF
Standby current Power-down mode with 32.768 KHz crystal enabled	I <sub>PWD3</sub>		12		µA	V <sub>DD</sub> = 5.0V, CPU STOP All IP and Clock OFF except 32.768KHz crystal oscillator
	I <sub>PWD4</sub>		7		µA	V <sub>DD</sub> = 3.3V, CPU STOP All IP and Clock OFF except 32.768KHz crystal oscillator
Input current P0~P5 (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	µA	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0 V or V <sub>IN</sub> = V <sub>DD</sub>
Input current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	µA	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> = 0.45 V
Input leakage current PA, PB, PC, PD, PE	I <sub>LK</sub>	-0.1	-	+0.1	µA	V <sub>DD</sub> = 5.5 V, 0 < V <sub>IN</sub> < V <sub>DD</sub>
Logic 1 to 0 transition current PA~PE (Quasi- bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	µA	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> < 2.0 V
Input low voltage	V <sub>IL1</sub>	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5 V

Figure 8.3-1 Typical Crystal Application Circuit

### 8.3.4 External 32.768 KHz XTAL Oscillator

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Oscillator frequency	$f_{L_{XTAL}}$		32.768		KHz	$V_{DD} = 2.5V \sim 5.5V$
Temperature	$T_{L_{XTAL}}$	-40		+85	°C	
Operating current	$I_{HXTAL}$		TBD		μA	$V_{DD} = 5.0V$

### 8.3.5 Internal 22.1184 MHz RC Oscillator

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Supply voltage <sup>[1]</sup>	$V_{HRC}$		1.8		V	
Center frequency	$F_{HRC}$	21.89	22.1184	22.34	MHz	$25^{\circ}C, V_{DD} = 5V$
		20.57	22.1184	23.23	MHz	$-40^{\circ}C \sim +85^{\circ}C, V_{DD} = 2.5V \sim 5.5V$
		21.78	22.0	22.22	MHz	$-40^{\circ}C \sim +85^{\circ}C, V_{DD} = 2.5V \sim 5.5V$ 32.768K crystal oscillator Enabled and TRIM_SEL = 1
Operating current	$I_{HRC}$		TBD		mA	

Note: Internal operation voltage comes from LDO.

### 8.3.6 Internal 10 KHz RC Oscillator

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Supply voltage <sup>[1]</sup>	$V_{LRC}$		1.8		V	
Center frequency	$F_{LRC}$	7	10	13	KHz	$25^{\circ}C, V_{DD} = 5V$
		5	10	15	KHz	$-40^{\circ}C \sim +85^{\circ}C, V_{DD} = 2.5V \sim 5.5V$
Operating current	$I_{LRC}$		TBD		μA	$V_{DD} = 5V$

Note: Internal operation voltage comes from LDO.

## 8.4 Analog Characteristics

( $V_{DD}-V_{SS} = 5.0V$ ,  $TA = 25^{\circ}C$ ,  $FOSC = 24$  MHz unless otherwise specified.)

### 8.4.1 Brown-Out Reset (BOD)

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Operating voltage	$V_{BOD}$	2.0		5.5	V	
Operating current	$I_{BOD}$		5	15	$\mu A$	$V_{DD} = 5V$ BOD27 and BOD38 Enabled
BOD38 detection level	$V_{B38dt}$	3.6	3.8	4.0	V	$25^{\circ}C$
BOD27 detection level	$V_{B27dt}$	2.6	2.7	2.8	V	$25^{\circ}C$

### 8.4.2 Low Voltage Reset (LVR)


PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Operating voltage	$V_{BOD}$	2.0		5.5	V	
Operating current	$I_{BOD}$		1	2	$\mu A$	
Detection level	$V_{LVR}$		2.0		V	$25^{\circ}C$
LVR always enabled		1.6	2.0	2.4	V	-40°C ~ +85°C

### 8.4.3 Analog Comparator

PARAMETER	Sym.	Specification				TEST CONDITIONS
		Min.	TYP.	Max.	Unit	
Operating voltage	$V_{BOD}$	2.5	3.3	5.5	V	
Operating current	$I_{CMP}$		40	80	$\mu A$	
Input offset voltage	$V_{OFFSET}$		10	20	mV	
Output swing voltage	$V_{swin}$	0.2		$V_{DD}-0.2$	V	
Input common mode range ( $V_{CM}$ )	$V_{CM}$	0.1		$V_{DD}-0.1$	V	
DC gain	$G_{DC}$		70		dB	
Propagation delay	$T_{PDLY}$		200		ns	$V_{CM} = 1.2V$ The difference voltage in CPPx and CPNx is 0.1V
Hysteresis	$V_{HYS}$		$\pm 10$		mV	One bit control W/O and W. hysteresis $@V_{CM} = 0.2V \sim VDD-0.2V$

## 9 PACKAGE DIMENSION

### 9.1 48-pin LQFP



## 9.2 33-pin QFN (4mm x 4mm)

