

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
	Obsolete
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART, USB
Peripherals	PWM, WDT
Number of I/O	37
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-SQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87f1jj2auwa-2h

- SIO9: Synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
 - 3) Automatic continuous data transmission (1 to 8192 bytes, specifiable in 1 byte units) (Suspension and resumption of data transmission possible in 1 byte units or word units)
 - 4) Auto-start-on-falling-edge function
 - 5) Clock polarity selectable
 - 6) CRC16 calculator circuit built in

■Full Duplex UART

1) Data length: 7/8/9 bits selectable

2) Stop bits: 1 bit (2 bits in continuous transmission mode)

3) Baud rate: 16/3 to 8192/3 tCYC

■AD Converter: 8 bits × 12 channels

■PWM: Multifrequency 12-bit PWM × 2 channels

■Infrared Remote Control Receiver Circuit

- 1) Noise rejection function (noise filter time constant: Approx. 120µs when the 32.768kHz crystal oscillator is selected as the base clock)
- 2) Supports data encoding systems such as PPM (Pulse Position Modulation) and Manchester encoding.
- 3) X'tal HOLD mode release function

■USB Interface (host control function)

- 1) Compliant with full-speed (12M bps) specifications
- 2) Supports 4 transfer types (control transfer, bulk transfer, interrupt transfer, and isochronous transfer).

■Audio Interface

1) Sampling frequency (fs): 8kHz/11.025kHz/12kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz

2) Master clock frequency: 256fs/384fs
3) Bit clock selectable: 48fs/64fs
4) Data bit length: 16/18/20/24 bits

5) LSB first/MSB first mode selectable

6) Left-justification/right-justification/I2S format selectable

■Watchdog Timer

- · Watchdog timer using external RC circuitry
- Interrupt and reset signals selectable

■Clock Output Function

- 1) Can output a clock with a clock rate of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 of the source oscillator clock selected as the system clock.
- 2) Can output the source oscillation clock for the subclock.

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) There are three ways of releasing the HALT mode.
 - (1) Setting the reset pin to the lower level.
 - (2) System resetting by watchdog timer
 - (3) Generating an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The PLL base clock generator, CF, RC and crystal oscillators automatically stop operation.
 - 2) There are five ways of releasing the HOLD mode.
 - (1) Setting the reset pin to the lower level
 - (2) System resetting by watchdog timer
 - (3) Having an interrupt source established at one of the INT0, INT1, INT2, INT4, and INT5 pins * The INT0 and INT1 pins must be configured only for level detection.
 - (4) Having an interrupt source established at port 0
 - (5) Having an bus active interrupt source established in the USB host control circuit
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The PLL base clock generator, CF and RC oscillator automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are seven ways of releasing the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer
 - (3) Having an interrupt source established at one of the INT0, INT1, INT2, INT4, and INT5 pins * The INT0 and INT1 pins must be configured only for level detection.
 - (4) Having an interrupt source established at port 0
 - (5) Having an interrupt source established in the base timer circuit
 - (6) Having an bus active interrupt source established in the USB host control circuit
 - (7) Having an interrupt source established in the infrared remote controller receiver circuit

■Development Tools

• On-chip debugger: TCB87- type B + LC87F1JJ2A

■Flash ROM Programming Boards

Package	Programming board
SQFP48(7×7)	W87F55256SQ


■ Flash ROM Programmer

Maker		Model	Supported Version	Device
Flash Support Group, Inc. (FSG)	Single	AF9708/ AF9709/AF9709B/AF9709C (including Ando Electric Co., Ltd. models)	Rev. 03.12 or later	LC87F1JJ2A
Flash Support Group, Inc. (FSG) + Our company(Note 1)	Onboard single/ganged	AF9101/AF9103(main unit) (FSG) SIB87(interface driver) (Our company model)	(Note 2)	LC87F1JJ2A
Our company	Single/ganged Onboard single/ganged	SKK/SKK Type B (SANYO FWS) SKK-DBG Type B (SANYO FWS)	Application version: 1.04 or later Chip data version: 2.17 or later	LC87F1JJ2

Note 1: PC-less standalone onboard programming is possible using the FSG onboard programmer (AF9101/AF9103) and the serial interface driver (SIB87) provided by Our company in pair.

Note 2: Dedicated programming device and program are required depending on the programming conditions. Contact Our company or FSG if you have any questions or difficulties regarding this matter.

System Block Diagram



Pin Description

Pin Name	I/O			De	scription			Option	
V _{SS} 1,V _{SS} 2,	-	- power supply						No	
V_{SS}^3									
$V_{DD}1, V_{DD}2$	-	+ power supply						No	
V _{DD} 3	-	USB reference	voltage					Yes	
Port 0	I/O	• 8-bit I/O ports	8-bit I/O ports						
P00 to P07		I/O specifiable							
		-		ed on and off in 4	-bit units.				
		HOLD release	•						
		Port 0 interrup	ot input						
		Pin functions AD convertor	input porte: ANG	0 to AN7(P00 to	D07)				
				P0 to DBGP2(P0	•				
		1		dio interface SDA	*				
		-	· ·	udio interface BC					
					CK input/output				
Port 1	I/O	• 8-bit I/O ports						Yes	
P10 to P17	1	I/O specifiable	e in 1-bit units						
		Pull-up resistor	ors can be turne	ed on and off in 1	-bit units.				
		Pin functions							
		P10: SIO0 dat			4: SIO1 data inpu		ut		
			ta input/bus inpu	•	5: SIO1 clock inp	•			
		P12: SIO0 do	ck input/output		6: Timer 1 PWML 7: Timer 1 PWMH	•	outout		
Port 2	I/O	8-bit I/O ports			. THITCH IT WIN	Toutput/beeper	output	Yes	
P20 to P27	- "	I/O specifiable						103	
F20 t0 F21		-	II-up resistors can be turned on and off in 1-bit units.						
		Pin functions							
		P20 to P23: IN	NT4 input/HOLD	release input/tii	mer 1 event input	t/timer 0L capture	e input/		
		tii	mer 0H capture	input					
				•	mer 1 event input	t/timer 0L capture	e input/		
			mer 0H capture	•					
			ut/timer 0L capt	•	DDtt				
				parallel interface parallel interface					
					OH capture 1 inp	nut.			
				parallel interface		, ut			
				parallel interface					
		P27: SIO9 clo	ck input/output		•				
		Interrupt ackn	owledge types	_	_		,		
			Rising	Falling	Rising & Falling	H level	L level		
		INT4	enable	enable	enable	disable	disable		
		INT5	enable	enable	enable	disable	disable		
		INT6	enable	enable	enable	disable	disable		
		INT7	enable	enable	enable	disable	disable		
Port 3	I/O	• 5-bit I/O ports		_				Yes	
P30 to P34		I/O specifiable	e in 1-bit units						
		•	ors can be turne	ed on and off in 1	-bit units.				
		Pin functions							
		P30: UART1 t							
		P31: UART1 i		r circuit connect	on nin (Soo Eie	6)			
					on pin (See Fig. (n pin (See Fig. 5	·			

Continued on next page.

Continued from preceding page.

Pin Name	I/O			Des	cription			Option		
Port 7	I/O	• 4-bit I/O ports						No		
P70 to P73		I/O specifiable in the second se	/O specifiable in 1-bit units							
		Pull-up resistor	s can be turned	on and off in 1-	bit units.					
		Pin functions								
		*		-	apture input/wat	chdog timer outp	out			
		1	/HOLD release	-						
		•		•	ent input/timer 0	L capture input/				
			d clock counter i	•		. 01.1	.41			
		•		•	event input/timer	OH capture inpi	JT/			
			mote control red put ports: AN8(I	•						
		Interrupt acknow		-70), ANS(F71)						
		interrupt dekilos	weage types		Rising &					
			Rising	Falling	Falling	H level	L level			
		INT0	enable	enable	disable	enable	enable			
		INT1	enable	enable	disable	enable	enable			
		INT2	enable	enable	enable	disable	disable			
		INT3	enable	enable	enable	disable	disable			
PWM0	I/O	PWM0, PWM1 o	utput ports					No		
PWM1		General-purpose	input port							
		• Pin functions								
		PWM0: Audio ir	nterface master	clock output						
		PWM1: Audio ir	nterface master	clock input						
UHD-	I/O	USB data I/O pin	UHD-/general-p	ourpose I/O por	t			No		
UHD+	I/O	USB data I/O pin	UHD+/general-	purpose I/O po	rt			No		
RES	I	Reset pin						No		
XT1	1	• 32.768kHz crys	tal oscillator inp	ut				No		
		Pin functions								
		General-purpos								
		AD converter in								
		Must be connec	ted to V _{DD} 1 wh	nen not to be us	ed.					
XT2	I/O	• 32.768kHz crys	tal oscillator out	put				No		
		Pin functions								
		General-purpos								
		AD converter in								
CE4				on and kept ope	n if not to be use	ed.				
CF1	I	Ceramic/crystal r						No		
CF2	0	Ceramic/crystal r	esonator output					No		

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
P20 to P27 P30 to P34		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	=	No	CMOS	No
UHD+, UHD-	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal resonator output (Nch-open drain when in general-purpose output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).


User Options

Option Name	Туре	Flash ROM Version	Option Selected in Units of	Setting
Port output type	D00 4- D07	0	4 1:4	CMOS
	P00 to P07	0	1 bit	Nch-open drain
	D404 D47		4.12	CMOS
	P10 to P17	0	1 bit	Nch-open drain
	D00 (D07		4.1%	CMOS
	P20 to P27	0	1 bit	Nch-open drain
	P30 to P34		4 1:4	CMOS
	P30 to P34	0	1 bit	Nch-open drain
Program start				00000h
address	-	0	-	1FE00h
USB Regulator	1100 0 11			Use
	USB Regulator	0	-	Nonuse
	USB Regulator			Use
	(at HOLD mode)	0	-	Nonuse
	USB Regulator	-		Use
	(at HALT mode)	0	-	Nonuse


Power Pin Treatment

Connect the IC as shown below to minimize the noise input to the $V_{DD}1$ pin and extend the backup period. Be sure to electrically short the $V_{SS}1$, $V_{SS}2$, and $V_{SS}3$ pins.

Example 1: When the microcontroller is in the backup state in the HOLD mode, the power to sustain the high level of output ports is supplied by their backup capacitors.



Example 2: The high level output at ports is not sustained and unstable in the HOLD backup mode.



USB Reference Power Option


When a voltage 4.5 to 5.5V is supplied to V_{DD}1 and the internal USB reference voltage circuit is activated, the reference voltage for USB port output is generated. The active/inactive state of the reference voltage circuit can be switched by optional settings. The procedure for marking the optional settings is described below.

		(1)	(2)	(3)	(4)
Option settings	USB regulator	Use	Use	Use	Nonuse
	USB regulator in HOLD mode	Use	Nonuse	Nonuse	Nonuse
	USB regulator in HALT mode	Use	Nonuse	Use	Nonuse
Reference voltage circuit state	Normal mode	Active	Active	Active	Inactive
	HOLD mode	Active	Inactive	Inactive	Inactive
	HALT mode	Active	Inactive	Active	Inactive

- When the USB reference voltage circuit is made inactive, the level of the reference voltage for USB port output is equal to V_{DD}1.
- Selection (2) or (3) can be used to set the reference voltage circuit inactive in HOLD or HALT mode.
- When the reference voltage circuit is activated, the current drain increases by approximately 100µA compared with when the reference voltage circuit is inactive.

Circuit example 1: When $V_{DD}1=V_{DD}2=3.3V$


- Inactivating the reference voltage circuit (selection (4)).
- Connecting V_{DD}3 to V_{DD}1 and V_{DD}2.



*1: Needs adjustment on target board.

Circuit example 2: When V_{DD}1=V_{DD}2=5.0V

- Activating the reference voltage circuit (selection (1)).
- Isolating Vpp3 from Vpp1 and Vpp2, and connecting capacitor between Vpp3 and Vss.



Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}1=V_{SS}2=V_{SS}3=0V$

	Parameter	Symbol	Pin/Remarks	Conditions	\/= - D/D	min	Specifi		1100.14
Max	vimum supply voltago	Von may	Van1 Van2 Van2	V _{DD} 1= V _{DD} 2= V _{DD} 3	V _{DD} [V]	min	typ	max	unit
	ximum supply voltage out voltage	V _{DD} max V _I (1)	V _{DD} 1, V _{DD} 2, V _{DD} 3 XT1, CF1	ADD1= ADD5= ADD3		-0.3 -0.3		+6.5	
Inp	out/output tage	V _{IO} (1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1 XT2			-0.3		V _{DD} +0.3	V
	Peak output current	IOPH(1)	Ports 0, 1, 2	When CMOS output type is selected Per 1 applicable pin		-10			
		IOPH(2)	PWM0, PWM1	Per 1 applicable pin		-20			
		IOPH(3)	Port 3 P71 to P73	When CMOS output type is selected Per 1 applicable pin		-5			
ırrent	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2	When CMOS output type is selected Per 1 applicable pin		-7.5			
ut cu		IOMH(2)	PWM0, PWM1	Per 1 applicable pin		-15			
High level output current		IOMH(3)	Port 3 P71 to P73	When CMOS output type is selected Per 1 applicable pin		-3			
High	Total output current	ΣΙΟΑΗ(1)	Ports 0, 2	Total current of all applicable pins		-25			
		ΣΙΟΑΗ(2)	Port 1 PWM0, PWM1	Total current of all applicable pins		-25			
		ΣΙΟΑΗ(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins		-45			
		ΣIOAH(4)	Port 3 P71 to P73	Total current of all applicable pins		-10			
		ΣIOAH(5)	UHD+, UHD-	Total current of all applicable pins		-25			mA
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Ports 3, 7 XT2	Per 1 applicable pin				10	
rrent	Average output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin				15	
ut cu		IOML(2)	P00, P01	Per 1 applicable pin				20	
el outpi		IOML(3)	Ports 3, 7 XT2	Per 1 applicable pin				7.5	
Low level output current	Total output current	ΣIOAL(1)	Ports 0, 2	Total current of all applicable pins				45	
_		ΣIOAL(2)	Port 1 PWM0, PWM1	Total current of all applicable pins				45	
		ΣIOAL(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins				80	
		ΣIOAL(4)	Ports 3, 7 XT2	Total current of all applicable pins				15	
		ΣIOAL(5)	UHD+, UHD-	Total current of all applicable pins				25	
	owable power sipation	Pd max	SQFP48(7×7)	Ta=-40 to +85°C				140	mW
	erating ambient	Topr				-40		+85	00
	orage ambient	Tstg				-55		+125	°C

Note 1-1: The average output current is an average of current values measured over 100ms intervals.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_SS1 = V_SS2 = V_SS3 = 0V$

				, , , , , , , ,	. 00-	. 00-		
	Parameter Symbol Pin/Remarks Conditions Specification		ation					
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	$V_{DD}1=V_{DD}2=V_{DD}3$	0.245μs ≤ tCYC ≤ 200μs		3.0		5.5	
supply voltage (Note 2-1)			0.490μs ≤ tCYC ≤ 200μs Except in onboard programming mode		2.7		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 0, 1, 2, 3 P71 to P73 P70 port input/ interrupt side PWM0, PWM1		2.7 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Port 70 watchdog timer side		2.7 to 5.5	0.9V _{DD}		V _{DD}	
	V _{IH} (3)	XT1, XT2, CF1, RES		2.7 to 5.5	0.75V _{DD}		V_{DD}	V
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3 P71 to P73		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
	V _{IL} (2)	P70 port input/ interrupt side		2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	Port 0 PWM0, PWM1		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
	V _{IL} (4)			2.7 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	Port 70 watchdog timer side		2.7 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		2.7 to 5.5	V _{SS}		0.25V _{DD}	
Instruction	tCYC			3.0 to 5.5	0.245		200	
cycle time (Note 2-2)			Except in onboard programming mode	2.7 to 5.5	0.490		200	μs
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency division ratio=1/1 External system clock duty =50±5%	3.0 to 5.5	0.1		12	
			CF2 pin open System clock frequency division ratio=1/1 External system clock duty =50±5%	2.7 to 5.5	0.1		6	MHz
Oscillation frequency	FmCF(1)	CF1, CF2	When 12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
range (Note 2-3)	FmCF(2)	CF1, CF2	When 6MHz ceramic oscillation See Fig. 1.	2.7 to 5.5		6		MHz
	FmRC		Internal RC oscillation	2.7 to 5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.7 to 5.5		32.768		kHz

Note 2-1: V_{DD} must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-3: See oscillation characteristics examples.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Electrical Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specifica	ition	
Farameter	Symbol	FIII/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.7 to 5.5			1	
	I _{IH} (2)	XT1, XT2	Input port configuration VIN=VDD	2.7 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.7 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.7 to 5.5	-1			μА
	I _{IL} (2)	XT1, XT2	Input port configuration VIN=VSS	2.7 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.7 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2, 3	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	P71 to P73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	PWM0, PWM1	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (5)	P05 to P07	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	(Note 3-1)	I _{OH} =-1mA	2.7 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	V
voltage	V _{OL} (2)		I _{OL} =5mA	3.0 to 5.5			0.4	V
	V _{OL} (3)		I _{OL} =2.5mA	2.7 to 5.5			0.4	
	V _{OL} (4)	Ports 0, 1, 2	I _{OL} =10mA	4.5 to 5.5			1.5	
	V _{OL} (5)	PWM0, PWM1	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (6)	XT2	I _{OL} =1mA	2.7 to 5.5			0.4	
	V _{OL} (7)	Ports 3, 7	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =1mA	2.7 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Port 7		2.7 to 4.5	18	50	150	kΩ
Hysteresis voltage	VHYS	RES Port 1, 2, 3, 7		2.7 to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	2.7 to 5.5		10		pF

Note 3-1: When the CKO system clock output function (P05) or audio interface output function (P05 to P07) is used.

Continued from preceding page.

	Parameter Symbol Pin/ Conditions		Conditions			Spec	ification			
	F	rarameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
input	ı	ta setup time	p time tsDI(1) SB0(P11), SI0(P11) • Must be specified with respect to rising edge of SIOCLK. • See Fig. 9.		0.74- 5.5	0.03				
	Da	ta hold time	thDI(1)			2.7 to 5.5	0.03			
	clock	Output delay tdDO(1) time		SO0(P10), SB0(P11)	Continuous data transfer mode (Note 4-1-3)				(1/3)tCY C +0.05	μs
Serial output	Input clock	tdDO	tdDO(2) • Synchronous 8-bit mode • (Note 4-1-3) 2.7 to	2.7 to 5.5			1tCYC +0.05			
Serie	Output clock		tdDO(3)		(Note 4-1-3)				(1/3)tCY C +0.05	

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK.

Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 9.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		2	0 1 1	Pin/	0 - 15		Specification				
		Parameter	Symbol	Remarks Conditions V		V _{DD} [V]	min	typ	max	unit	
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig. 9.		2				
	Input clock	Low level pulse width	tSCKL(3)			2.7 to 5.5	1				
Serial clock		High level pulse width	tSCKH(3)				1			tCYC	
	ock	Frequency	tSCK(4)	SCK1(P15)	When CMOS output type is selected		2				
	Output clock	Low level pulse width	tSCKL(4)		• See Fig. 9.	2.7 to 5.5	1/2		tSCK		
		High level pulse width	tSCKH(4)					1/2		ISCK	
Serial input	Data setup time tsDI(2)		tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK. See Fig. 9.	0.7.	0.03				
Serial	Data hold time ti		thDI(2)			2.7 to 5.5	0.03				
Serial output	Output delay time		tdDO(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 9.	2.7 to 5.5			(1/3)tCYC +0.05	μѕ	

Note 4-2-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

3. SIO4 Serial I/O Characteristics (Note 4-3-1)

		Doromotor	Cumbal	Pin/	Conditions			Specification					
		Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit			
		Frequency	tSCK(5)	SCK4(P24)	See Fig. 9.		2						
		Laurianal	400KL (F)										
		Low level pulse width	tSCKL(5)				1						
		High level	tSCKH(5)										
		pulse width	(-)				1						
			tSCKHA(5a)		USB, SIO0 continuous transfer								
					mode, AIF, SIO9, and DMCOPY								
					not used at the same time.		4						
	쑹				• See Fig. 9.								
	Input clock		tSCKHA(5b)		(Note 4-3-2) USB used at the same time	2.7 to 5.5							
	nbul		ISON IA(SD)		SIO0 continuous transfer mode,	2.7 10 0.0				tCYC			
	_				AIF, SIO9, and DMCOPY not		_						
					used at the same time.		7						
					• See Fig. 9.								
					• (Note 4-3-2)								
			tSCKHA(5c)		USB, SIO0 continuous transfer mode, SIO9, and DMCOPY used								
					at the same time.								
					AIF not used at the same time.		12						
					• See Fig. 9.								
~					• (Note 4-3-2)								
Serial clock		Frequency	tSCK(6)	SCK4(P24)	When CMOS output type is		4/3						
erial		Laurianal	+0.01(1 (0)		selected.								
Š		Low level pulse width	tSCKL(6)		• See Fig. 9.			1/2					
		High level	tSCKH(6)						tSCK				
		pulse width	(-)					1/2					
		(Note 4-3-3)	tSCKHA(6a)		USB, SIO0 continuous transfer								
					mode, AIF, SIO9, and DMCOPY		tSCKH(6)		tSCKH(6)				
					not used at the same time.		+		+				
					When CMOS output type is		(5/3)tCYC		(10/3)tCYC				
	×				selected. • See Fig. 9.								
	Output clock		tSCKHA(6b)		USB used at the same time.								
	tput		, ,		SIO0 continuous transfer mode,	2.7 to 5.5							
	õ				AIF, SIO9, and DMCOPY not		tSCKH(6)		tSCKH(6)				
					used at the same time.		+		+	tCYC			
					When CMOS output type is		(5/3)tCYC		(19/3)tCYC				
					selected. • See Fig. 9.								
			tSCKHA(6c)		USB, SIO0 continuous transfer	†							
					mode, SIO9, and DMCOPY used								
					at the same time.		tSCKH(6)		tSCKH(6)				
					AIF not used at the same time.		+		+				
					When CMOS output type is		(5/3)tCYC		(34/3)tCYC				
					selected.								
					• See Fig. 9.								

- Note 4-3-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.
- Note 4-3-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the period from the time SI4RUN is set with the serial clock set high to the falling edge of the first serial clock must be longer than tSCKHA.
- Note 4-3-3: When using the serial clock output, make sure that the load at the SCK4 (P24) pin meets the following conditions:
 - Clock rise time tSCKR $< 0.037\mu s$ (see Figure 12.) at Ta=+25°C, V_{DD}=3.3V

Continued on next page.

Continued from preceding page.

	Doromotor	Cumbal		Pin/ Conditions		Specification				
	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
input	Data setup time	tsDI(3)	SO4(P22), SI4(P23)	Must be specified with respect to rising edge of SIOCLK. See Fig. 9	0.7.4.5.5	0.03				
Serial	Data hold time	thDI(3)			2.7 to 5.5	0.03				
Serial output	Output delay time	tdDO(5)	SO4(P22), SI4(P23)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 9.	2.7 to 5.5			(1/3)tCYC +0.05	μѕ	

4. SIO9 Serial I/O Characteristics (Note 4-4-1)

	Parameter		Symbol	Pin/	Conditions V _{DD} [V]		Specification				
	F	rarameter	Remarks				min	typ	max	unit	
		Frequency	tSCK(7)	tSCK(7) SCK9(P27) See Fig. 9.		2					
		Low level pulse width	tSCKL(7)				1				
		High level pulse width	ligh level tSCKH(7)				1				
ock	lock	tSCKHA(7b)	tSCKHA(7a)		 USB, SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time. See Fig. 9. (Note 4-4-2) 		4				
Serial clock	Input clock		tSCKHA(7b)		USB used at the same time. SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time. See Fig. 9. (Note 4-4-2)	2.7 to 5.5	7			tCYC	
			USB, SIO0 continuous transfer mode, SIO4, and DMCOPY used at the same time. AIF not used at the same time. See Fig. 9. (Note 4-4-2)		15						

Note 4-4-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-4-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the period from the time SI9RUN is set with the serial clock set high to the falling edge of the first serial clock must be longer than tSCKHA.

Continued on next page.

Continued from preceding page.

		ed from preceding Parameter	Symbol	Pin/	Conditions			Specif	ication		
		raiailletei	Symbol	Remarks		V _{DD} [V]	min	typ	max	unit	
		Frequency	tSCK(8)	SCK9(P27)	When CMOS output type is selected.		4/3			tCYC	
		Low level pulse width	tSCKL(8)		• See Fig. 9.		1/2			+0.014	
		High level pulse width	tSCKH(8)					1/2		tSCK	
	Output clock	(Note 4-4-3)	tSCKHA(8a)		USB, SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time. When CMOS output type is selected. See Fig. 9.		tSCKH(8) + (5/3)tCYC		tSCKH(8) + (10/3)tCYC		
Serial clock			tSCKHA(8b)		USB used at the same time. SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time. When CMOS output type is selected See Fig. 9.	2.7 to 5.5	tSCKH(8) + (5/3)tCYC		tSCKH(8) + (19/3)tCYC	tCYC	
			tSCKHA(8c)		USB, SIO0 continuous transfer mode, SIO4, and DMCOPY used at the same time. AIF not used at the same time. When CMOS output type is selected. See Fig. 9.		tSCKH(8) + (5/3)tCYC		tSCKH(8) + (43/3)tCYC		
input	Da	ta setup time	tsDI(4)	SO9(P25), SI9(P26)	Must be specified with respect to rising edge of SIOCLK. See Fig. 9.		0.03				
Serial input	Da	ta hold time	thDI(4)			2.7 to 5.5	0.03				
Serial output	Ou	ttput delay time	tdDO(6)	SO9(P25), SI9(P26)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode See Fig. 9.	2.7 to 5.5			(1/3)tCYC +0.05	μѕ	

Note 4-4-3: When using the serial clock output, make sure that the load at the SCK9 (P27) pin meets the following conditions:

Clock rise time tSCKR < 0.037 μs (see Figure 12.) at Ta=+25 $^{\circ} C,\,V_{\mbox{DD}}\!=\!3.3V$

Pulse Input Conditions at Ta = -40°C to +85°C, $V_SS1 = V_SS2 = V_SS3 = 0V$

Danamatan	Oh al	Pin/Remarks	Conditions			Speci	fication	
Parameter	Symbol			V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIL(1) INT2(P72), • Event inputs for timer enabled. INT5(P24 to P27), INT6(P20), INT7(P24) tPIH(2) INT3(P73) when noise • Interrupt source flag or		Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled.	2.7 to 5.5	1			
			Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.7 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.7 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.7 to 5.5	256			
	tPIL(5) RMIN(P73)		Recognized by the infrared remote control receiver circuit as a signal	2.7 to 5.5	4			RMCK (Note 5-1)
	tPIL(6)	RES	Resetting is enabled.	2.7 to 5.5	200	-		μs

Note 5-1: Represents the period of the reference clock (1 tCYC to 128 tCYC or the source frequency of the subclock) for the infrared remote control receiver circuit.

AD Converter Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

			ut 14 10 0 to 100 0,	. 22 -	, 22–	, 22 ₂	• .	
D		Din/Domorko	O and distance			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P07), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71),	AD conversion time=32×tCYC		15.68			
		AN10(XT1),	(when ADCR2=0) (Note 6-2) 4.5 to 5.		(tCYC=		(tCYC=	
		AN11(XT2)			0.490µs)		3.06µs)	
					23.52		97.92	
				3.0 to 5.5	(tCYC=		(tCYC=	μs
					0.735µs)		3.06µs)	
			AD conversion time=64×tCYC		18.82		97.92	
			(when ADCR2=1) (Note 6-2)	4.5 to 5.5	(tCYC=		(tCYC=	
					0.294µs)		1.53µs)	
					47.04		97.92	
				3.0 to 5.5	(tCYC=		(tCYC=	
					0.735µs)		1.53µs)	
Analog input voltage range	VAIN			3.0 to 5.5	Vss		V_{DD}	٧
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	
input current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy.

Note 6-2: The conversion time refers to the period from the time when an instruction for starting a conversion process is issued to the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

Subsystem Clock Oscillation

Table 1 shows the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal	Vendor Name	Oscillator Name	Circuit Constant				Operating	Oscillation Stabilization Time		D	
Frequency			C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]	Voltage Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	OPEN	560k	2.7 to 5.0	1.1	3.0	Applicable CL value=12.5pF SMD type	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in the following cases (see Figure 4):

- Till the oscillation gets stabilized after the instruction for starting the subclock oscillation circuit is executed.
- Till the oscillation gets stabilized after the HOLD mode is released with EXTOSC (OCR register, bit 6) set to 1.

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 Crystal Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time




HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Time



When using the internal PLL circuit to generate the 48MHz clock for USB, it is necessary to connect a filter circuit to the P34/UFILT pin such as that shown in the left figure.

Figure 5 External Filter Circuit for the Internal USB-dedicated PLL Circuit



To generate the master clock for the audio interface using the internal PLL circuit, it is necessary to connect a filter circuit to the P33/AFILT pin that is shown in the left figure.

Figure 6 External Filter Circuit for Audio Interface (Used with Internal PLL Circuit)





Figure 7 USB Port Peripheral Circuit



Note:

Determine the value of CRES and RRES so that the reset signal is present for a period of $200\mu s$ after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 8 Reset Circuit




Figure 9 Serial I/O Waveform




Figure 10 Pulse Input Timing Signal Waveform





Figure 11 USB Data Signal Timing and Voltage Level



tSCKR:

Defined as the time period from the time the state of the output starts changing till the time it reaches the value of V_{IH}(1).

Figure 12 Serial Clock Output Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa