



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART, USB
Peripherals	PWM, WDT
Number of I/O	37
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-SQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/onsemi/lc87f1jj2auwa-2h">https://www.e-xfl.com/product-detail/onsemi/lc87f1jj2auwa-2h</a>

- SIO9: Synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Transfer clock cycle: 4/3 to 1020/3 tCYC
  - 3) Automatic continuous data transmission (1 to 8192 bytes, specifiable in 1 byte units)  
(Suspension and resumption of data transmission possible in 1 byte units or word units)
  - 4) Auto-start-on-falling-edge function
  - 5) Clock polarity selectable
  - 6) CRC16 calculator circuit built in

### ■ Full Duplex UART

- 1) Data length: 7/8/9 bits selectable
- 2) Stop bits: 1 bit (2 bits in continuous transmission mode)
- 3) Baud rate: 16/3 to 8192/3 tCYC

### ■ AD Converter: 8 bits × 12 channels

### ■ PWM: Multifrequency 12-bit PWM × 2 channels

### ■ Infrared Remote Control Receiver Circuit

- 1) Noise rejection function (noise filter time constant: Approx. 120μs when the 32.768kHz crystal oscillator is selected as the base clock)
- 2) Supports data encoding systems such as PPM (Pulse Position Modulation) and Manchester encoding.
- 3) X'tal HOLD mode release function

### ■ USB Interface (host control function)

- 1) Compliant with full-speed (12M bps) specifications
- 2) Supports 4 transfer types (control transfer, bulk transfer, interrupt transfer, and isochronous transfer).

### ■ Audio Interface

- 1) Sampling frequency (fs): 8kHz/11.025kHz/12kHz/16kHz/22.05kHz/24kHz/32kHz/44.1kHz/48kHz
- 2) Master clock frequency: 256fs/384fs
- 3) Bit clock selectable: 48fs/64fs
- 4) Data bit length: 16/18/20/24 bits
- 5) LSB first/MSB first mode selectable
- 6) Left-justification/right-justification/I2S format selectable

### ■ Watchdog Timer

- Watchdog timer using external RC circuitry
- Interrupt and reset signals selectable

### ■ Clock Output Function

- 1) Can output a clock with a clock rate of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 of the source oscillator clock selected as the system clock.
- 2) Can output the source oscillation clock for the subclock.

## ■ Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) There are three ways of releasing the HALT mode.
    - (1) Setting the reset pin to the lower level.
    - (2) System resetting by watchdog timer
    - (3) Generating an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The PLL base clock generator, CF, RC and crystal oscillators automatically stop operation.
  - 2) There are five ways of releasing the HOLD mode.
    - (1) Setting the reset pin to the lower level
    - (2) System resetting by watchdog timer
    - (3) Having an interrupt source established at one of the INT0, INT1, INT2, INT4, and INT5 pins
      - \* The INT0 and INT1 pins must be configured only for level detection.
    - (4) Having an interrupt source established at port 0
    - (5) Having an bus active interrupt source established in the USB host control circuit
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The PLL base clock generator, CF and RC oscillator automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are seven ways of releasing the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) System resetting by watchdog timer
    - (3) Having an interrupt source established at one of the INT0, INT1, INT2, INT4, and INT5 pins
      - \* The INT0 and INT1 pins must be configured only for level detection.
    - (4) Having an interrupt source established at port 0
    - (5) Having an interrupt source established in the base timer circuit
    - (6) Having an bus active interrupt source established in the USB host control circuit
    - (7) Having an interrupt source established in the infrared remote controller receiver circuit

## ■ Development Tools

- On-chip debugger: TCB87- type B + LC87F1JJ2A

## ■ Flash ROM Programming Boards

Package	Programming board
SQFP48(7×7)	W87F55256SQ


## ■ Flash ROM Programmer

Maker		Model	Supported Version	Device
Flash Support Group, Inc. (FSG)	Single	AF9708/ AF9709/AF9709B/AF9709C (including Ando Electric Co., Ltd. models)	Rev. 03.12 or later	LC87F1JJ2A
Flash Support Group, Inc. (FSG) + Our company(Note 1)	Onboard single/ganged	AF9101/AF9103(main unit) (FSG)	(Note 2)	LC87F1JJ2A
		SIB87(interface driver) (Our company model)		
Our company	Single/ganged	SKK/SKK Type B (SANYO FWS)	Application version: 1.04 or later Chip data version: 2.17 or later	LC87F1JJ2
	Onboard single/ganged	SKK-DBG Type B (SANYO FWS)		

Note 1: PC-less standalone onboard programming is possible using the FSG onboard programmer (AF9101/AF9103) and the serial interface driver (SIB87) provided by Our company in pair.

Note 2: Dedicated programming device and program are required depending on the programming conditions. Contact Our company or FSG if you have any questions or difficulties regarding this matter.

# System Block Diagram



## Pin Description

Pin Name	I/O	Description	Option																														
V <sub>SS</sub> 1, V <sub>SS</sub> 2, V <sub>SS</sub> 3	-	- power supply	No																														
V <sub>DD</sub> 1, V <sub>DD</sub> 2	-	+ power supply	No																														
V <sub>DD</sub> 3	-	USB reference voltage	Yes																														
Port 0	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O ports</li><li>• I/O specifiable in 4-bit units</li><li>• Pull-up resistors can be turned on and off in 4-bit units.</li><li>• HOLD release input</li><li>• Port 0 interrupt input</li><li>• Pin functions</li></ul> AD converter input ports: AN0 to AN7(P00 to P07) On-chip debugger pins: DBGP0 to DBGP2(P02 to P04) P05: System clock output/audio interface SDAT input/output P06: Timer 6 toggle output/audio interface BCLK input/output P07: Timer 7 toggle output/audio interface LRCK input/output	Yes																														
P00 to P07																																	
Port 1	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O ports</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Pin functions</li></ul> P10: SIO0 data output                      P14: SIO1 data input/bus input/output P11: SIO0 data input/bus input/output   P15: SIO1 clock input/output P12: SIO0 clock input/output            P16: Timer 1 PWML output P13: SIO1 data output                      P17: Timer 1 PWMH output/beeper output	Yes																														
P10 to P17																																	
Port 2	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O ports</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Pin functions</li></ul> P20 to P23: INT4 input/HOLD release input/timer 1 event input/timer 0L capture input/ timer 0H capture input P24 to P27: INT5 input/HOLD release input/timer 1 event input/timer 0L capture input/ timer 0H capture input P20: INT6 input/timer 0L capture 1 input P22: SIO4 data input/output/parallel interface $\overline{RD}$ output P23: SIO4 data input/output/parallel interface $\overline{WR}$ output P24: SIO4 clock input/output/INT7 input/timer 0H capture 1 input P25: SIO9 data input/output/parallel interface $\overline{RD9}$ output P26: SIO9 data input/output/parallel interface $\overline{WR9}$ output P27: SIO9 clock input/output Interrupt acknowledge types <table><tr><td></td><td>Rising</td><td>Falling</td><td>Rising &amp; Falling</td><td>H level</td><td>L level</td></tr><tr><td>INT4</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT5</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT6</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT7</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr></table>		Rising	Falling	Rising & Falling	H level	L level	INT4	enable	enable	enable	disable	disable	INT5	enable	enable	enable	disable	disable	INT6	enable	enable	enable	disable	disable	INT7	enable	enable	enable	disable	disable	Yes
			Rising	Falling	Rising & Falling	H level	L level																										
INT4	enable	enable	enable	disable	disable																												
INT5	enable	enable	enable	disable	disable																												
INT6	enable	enable	enable	disable	disable																												
INT7	enable	enable	enable	disable	disable																												
P20 to P27																																	
Port 3	I/O	<ul style="list-style-type: none"><li>• 5-bit I/O ports</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Pin functions</li></ul> P30: UART1 transmit P31: UART1 receive  P33: Audio interface PLL filter circuit connection pin (See Fig. 6.) P34: USB interface PLL filter circuit connection pin (See Fig. 5.)	Yes																														
P30 to P34																																	

Continued on next page.

## LC87F1JJ2A

Continued from preceding page.

Continued from preceding page.

Pin Name	I/O	Description	Option																														
Port 7	I/O	<ul style="list-style-type: none"><li>• 4-bit I/O ports</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistors can be turned on and off in 1-bit units.</li><li>• Pin functions</li></ul> <p>P70: INT0 input/HOLD release input/timer 0L capture input/watchdog timer output</p> <p>P71: INT1 input/HOLD release input/timer 0H capture input</p> <p>P72: INT2 input/HOLD release input/timer 0 event input/timer 0L capture input/ high speed clock counter input</p> <p>P73: INT3 input (input with noise filter)/timer 0 event input/timer 0H capture input/ infrared remote control receiver input</p> <p>AD converter input ports: AN8(P70), AN9(P71)</p> <p>Interrupt acknowledge types</p> <table><tr><td></td><td>Rising</td><td>Falling</td><td>Rising &amp; Falling</td><td>H level</td><td>L level</td></tr><tr><td>INT0</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr><tr><td>INT1</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr><tr><td>INT2</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT3</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr></table>		Rising	Falling	Rising & Falling	H level	L level	INT0	enable	enable	disable	enable	enable	INT1	enable	enable	disable	enable	enable	INT2	enable	enable	enable	disable	disable	INT3	enable	enable	enable	disable	disable	No
			Rising	Falling	Rising & Falling	H level	L level																										
INT0			enable	enable	disable	enable	enable																										
INT1			enable	enable	disable	enable	enable																										
INT2			enable	enable	enable	disable	disable																										
INT3	enable	enable	enable	disable	disable																												
P70 to P73																																	
PWM0																																	
PWM1																																	
PWM0 PWM1	I/O	PWM0, PWM1 output ports General-purpose input port <ul style="list-style-type: none"><li>• Pin functions</li></ul> <p>PWM0: Audio interface master clock output</p> <p>PWM1: Audio interface master clock input</p>	No																														
UHD-	I/O	USB data I/O pin UHD-/general-purpose I/O port	No																														
UHD+	I/O	USB data I/O pin UHD+/general-purpose I/O port	No																														
RES	I	Reset pin	No																														
XT1	I	<ul style="list-style-type: none"><li>• 32.768kHz crystal oscillator input</li><li>• Pin functions</li></ul> <p>General-purpose input port</p> <p>AD converter input port: AN10</p> <p>Must be connected to V<sub>DD</sub>1 when not to be used.</p>	No																														
XT2	I/O	<ul style="list-style-type: none"><li>• 32.768kHz crystal oscillator output</li><li>• Pin functions</li></ul> <p>General-purpose input port</p> <p>AD converter input port: AN11</p> <p>Must be configured for oscillation and kept open if not to be used.</p>	No																														
CF1	I	Ceramic/crystal resonator input	No																														
CF2	O	Ceramic/crystal resonator output	No																														

## Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17 P20 to P27 P30 to P34	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
UHD+, UHD-	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	32.768kHz crystal resonator output (Nch-open drain when in general-purpose output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).


## User Options

Option Name	Type	Flash ROM Version	Option Selected in Units of	Setting
Port output type	P00 to P07	○	1 bit	CMOS
				Nch-open drain
	P10 to P17	○	1 bit	CMOS
				Nch-open drain
	P20 to P27	○	1 bit	CMOS
				Nch-open drain
	P30 to P34	○	1 bit	CMOS
				Nch-open drain
Program start address	-	○	-	00000h
				1FE00h
USB Regulator	USB Regulator	○	-	Use
				Nonuse
	USB Regulator (at HOLD mode)	○	-	Use
				Nonuse
	USB Regulator (at HALT mode)	○	-	Use
				Nonuse


## Power Pin Treatment

Connect the IC as shown below to minimize the noise input to the  $V_{DD1}$  pin and extend the backup period. Be sure to electrically short the  $V_{SS1}$ ,  $V_{SS2}$ , and  $V_{SS3}$  pins.

Example 1: When the microcontroller is in the backup state in the HOLD mode, the power to sustain the high level of output ports is supplied by their backup capacitors.



Example 2: The high level output at ports is not sustained and unstable in the HOLD backup mode.



## USB Reference Power Option


When a voltage 4.5 to 5.5V is supplied to  $V_{DD1}$  and the internal USB reference voltage circuit is activated, the reference voltage for USB port output is generated. The active/inactive state of the reference voltage circuit can be switched by optional settings. The procedure for marking the optional settings is described below.

Option settings		(1)	(2)	(3)	(4)
	USB regulator	Use	Use	Use	Nonuse
	USB regulator in HOLD mode	Use	Nonuse	Nonuse	Nonuse
Reference voltage circuit state	USB regulator in HALT mode	Use	Nonuse	Use	Nonuse
	Normal mode	Active	Active	Active	Inactive
	HOLD mode	Active	Inactive	Inactive	Inactive
	HALT mode	Active	Inactive	Active	Inactive

- When the USB reference voltage circuit is made inactive, the level of the reference voltage for USB port output is equal to  $V_{DD1}$ .
- Selection (2) or (3) can be used to set the reference voltage circuit inactive in HOLD or HALT mode.
- When the reference voltage circuit is activated, the current drain increases by approximately 100 $\mu$ A compared with when the reference voltage circuit is inactive.

Circuit example 1: When  $V_{DD1}=V_{DD2}=3.3V$


- Inactivating the reference voltage circuit (selection (4)).
- Connecting  $V_{DD3}$  to  $V_{DD1}$  and  $V_{DD2}$ .



\*1: Needs adjustment on target board.

Circuit example 2: When  $V_{DD1}=V_{DD2}=5.0V$

- Activating the reference voltage circuit (selection (1)).
- Isolating  $V_{DD3}$  from  $V_{DD1}$  and  $V_{DD2}$ , and connecting capacitor between  $V_{DD3}$  and  $V_{SS}$ .





# LC87F1JJ2A

## Absolute Maximum Ratings at Ta = 25°C, VSS1 = VSS2 = VSS3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				unit
				VDD[V]	min	typ	max	
Maximum supply voltage	VDD max	VDD1, VDD2, VDD3	VDD1 = VDD2 = VDD3		-0.3		+6.5	V
Input voltage	VI(1)	XT1, CF1			-0.3		VDD+0.3	
Input/output voltage	VI/O(1)	Ports 0, 1, 2, 3, 7 PWM0, PWM1 XT2			-0.3		VDD+0.3	
High level output current	Peak output current	IOPH(1)	Ports 0, 1, 2	<ul style="list-style-type: none"> <li>When CMOS output type is selected</li> <li>Per 1 applicable pin</li> </ul>		-10		mA
		IOPH(2)	PWM0, PWM1	Per 1 applicable pin		-20		
		IOPH(3)	Port 3 P71 to P73	<ul style="list-style-type: none"> <li>When CMOS output type is selected</li> <li>Per 1 applicable pin</li> </ul>		-5		
	Average output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2	<ul style="list-style-type: none"> <li>When CMOS output type is selected</li> <li>Per 1 applicable pin</li> </ul>		-7.5		
		IOMH(2)	PWM0, PWM1	Per 1 applicable pin		-15		
		IOMH(3)	Port 3 P71 to P73	<ul style="list-style-type: none"> <li>When CMOS output type is selected</li> <li>Per 1 applicable pin</li> </ul>		-3		
	Total output current	ΣIOAH(1)	Ports 0, 2	Total current of all applicable pins		-25		
		ΣIOAH(2)	Port 1 PWM0, PWM1	Total current of all applicable pins		-25		
		ΣIOAH(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins		-45		
		ΣIOAH(4)	Port 3 P71 to P73	Total current of all applicable pins		-10		
		ΣIOAH(5)	UHD+, UHD-	Total current of all applicable pins		-25		
Low level output current	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin			20	
		IOPL(2)	P00, P01	Per 1 applicable pin			30	
		IOPL(3)	Ports 3, 7 XT2	Per 1 applicable pin			10	
	Average output current (Note 1-1)	IOML(1)	P02 to P07 Ports 1, 2 PWM0, PWM1	Per 1 applicable pin			15	
		IOML(2)	P00, P01	Per 1 applicable pin			20	
		IOML(3)	Ports 3, 7 XT2	Per 1 applicable pin			7.5	
	Total output current	ΣIOAL(1)	Ports 0, 2	Total current of all applicable pins			45	
		ΣIOAL(2)	Port 1 PWM0, PWM1	Total current of all applicable pins			45	
		ΣIOAL(3)	Ports 0, 1, 2 PWM0, PWM1	Total current of all applicable pins			80	
		ΣIOAL(4)	Ports 3, 7 XT2	Total current of all applicable pins			15	
		ΣIOAL(5)	UHD+, UHD-	Total current of all applicable pins			25	
Allowable power dissipation	Pd max	SQFP48(7×7)	Ta = -40 to +85°C				140	mW
Operating ambient temperature	Topr				-40		+85	°C
Storage ambient temperature	Tstg				-55		+125	

Note 1-1: The average output current is an average of current values measured over 100ms intervals.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# LC87F1JJ2A

## Allowable Operating Conditions at Ta = -40°C to +85°C, V<sub>SS1</sub> = V<sub>SS2</sub> = V<sub>SS3</sub> = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
Operating supply voltage (Note 2-1)	V <sub>DD</sub> (1)	V <sub>DD1</sub> =V <sub>DD2</sub> =V <sub>DD3</sub>	0.245μs ≤ tCYC ≤ 200μs		3.0		5.5	V
			0.490μs ≤ tCYC ≤ 200μs Except in onboard programming mode		2.7		5.5	
Memory sustaining supply voltage	V <sub>HD</sub>	V <sub>DD1</sub> =V <sub>DD2</sub> =V <sub>DD3</sub>	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	V <sub>IH</sub> (1)	Ports 0, 1, 2, 3 P71 to P73 P70 port input/ interrupt side PWM0, PWM1		2.7 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 70 watchdog timer side		2.7 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	XT1, XT2, CF1, RES		2.7 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
Low level input voltage	V <sub>IL</sub> (1)	Ports 1, 2, 3 P71 to P73		4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (2)	P70 port input/ interrupt side		2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Port 0 PWM0, PWM1		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
	V <sub>IL</sub> (4)			2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (5)	Port 70 watchdog timer side		2.7 to 5.5	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0	
	V <sub>IL</sub> (6)	XT1, XT2, CF1, RES		2.7 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction cycle time (Note 2-2)	tCYC			3.0 to 5.5	0.245		200	μs
			Except in onboard programming mode	2.7 to 5.5	0.490		200	
External system clock frequency	FEXCF(1)	CF1	<ul style="list-style-type: none"> <li>• CF2 pin open</li> <li>• System clock frequency division ratio=1/1</li> <li>• External system clock duty =50±5%</li> </ul>	3.0 to 5.5	0.1		12	MHz
			<ul style="list-style-type: none"> <li>• CF2 pin open</li> <li>• System clock frequency division ratio=1/1</li> <li>• External system clock duty =50±5%</li> </ul>	2.7 to 5.5	0.1		6	
Oscillation frequency range (Note 2-3)	FmCF(1)	CF1, CF2	When 12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		MHz
	FmCF(2)	CF1, CF2	When 6MHz ceramic oscillation See Fig. 1.	2.7 to 5.5		6		
	FmRC		Internal RC oscillation	2.7 to 5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.7 to 5.5		32.768		kHz

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See oscillation characteristics examples.

# LC87F1JJ2A

## Electrical Characteristics at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	VDD[V]	Specification			
					min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, 3 Port 7 $\overline{\text{RES}}$ PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off V <sub>IN</sub> =V <sub>DD</sub> (Including output Tr's off leakage current)	2.7 to 5.5			1	$\mu\text{A}$
	I <sub>IH</sub> (2)	XT1, XT2	Input port configuration V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			1	
	I <sub>IH</sub> (3)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			15	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, 3 Port 7 $\overline{\text{RES}}$ PWM0, PWM1 UHD+, UHD-	Output disabled Pull-up resistor off V <sub>IN</sub> =V <sub>SS</sub> (Including output Tr's off leakage current)	2.7 to 5.5	-1			$\mu\text{A}$
	I <sub>IL</sub> (2)	XT1, XT2	Input port configuration V <sub>IN</sub> =V <sub>SS</sub>	2.7 to 5.5	-1			
	I <sub>IL</sub> (3)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.7 to 5.5	-15			
High level output voltage	V <sub>OH</sub> (1)	Ports 0, 1, 2, 3	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			V
	V <sub>OH</sub> (2)	P71 to P73	I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.2mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	PWM0, PWM1	I <sub>OH</sub> =-10mA	4.5 to 5.5	V <sub>DD</sub> -1.5			
	V <sub>OH</sub> (5)	P05 to P07 (Note 3-1)	I <sub>OH</sub> =-1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (6)		I <sub>OH</sub> =-1mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
Low level output voltage	V <sub>OL</sub> (1)	P00, P01	I <sub>OL</sub> =30mA	4.5 to 5.5			1.5	V
	V <sub>OL</sub> (2)		I <sub>OL</sub> =5mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (3)		I <sub>OL</sub> =2.5mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (4)	Ports 0, 1, 2	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (5)	PWM0, PWM1 XT2	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (6)		I <sub>OL</sub> =1mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (7)	Ports 3, 7	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (8)		I <sub>OL</sub> =1mA	2.7 to 5.5			0.4	
Pull-up resistance	R <sub>pu</sub> (1)	Ports 0, 1, 2, 3	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	k $\Omega$
	R <sub>pu</sub> (2)	Port 7		2.7 to 4.5	18	50	150	
Hysteresis voltage	V <sub>HYS</sub>	$\overline{\text{RES}}$ Port 1, 2, 3, 7		2.7 to 5.5		0.1V <sub>DD</sub>		V
Pin capacitance	CP	All pins	For pins other than that under test: V <sub>IN</sub> =V <sub>SS</sub> f=1MHz Ta=25°C	2.7 to 5.5		10		pF

Note 3-1: When the CKO system clock output function (P05) or audio interface output function (P05 to P07) is used.

## LC87F1JJ2A

Continued from preceding page.

Parameter		Symbol	Pin/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min	typ	max	unit
Serial input	Data setup time	tsDI(1)	SB0(P11), SI0(P11)	<ul style="list-style-type: none"> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>See Fig. 9.</li> </ul>	2.7 to 5.5	0.03			μs
	Data hold time	thDI(1)				0.03			
Serial output	Input clock	tdDO(1)	SO0(P10), SB0(P11)	<ul style="list-style-type: none"> <li>Continuous data transfer mode</li> <li>(Note 4-1-3)</li> </ul>	2.7 to 5.5			(1/3)tCYC C +0.05	
		tdDO(2)		<ul style="list-style-type: none"> <li>Synchronous 8-bit mode</li> <li>(Note 4-1-3)</li> </ul>				1tCYC +0.05	
	Output clock	tdDO(3)		(Note 4-1-3)				(1/3)tCYC C +0.05	

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK.

Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 9.

### 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

Parameter		Symbol	Pin/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min	typ	max	unit
Serial clock	Input clock	Frequency	SCK1(P15)	See Fig. 9.	2.7 to 5.5	2			tCYC
		Low level pulse width				1			
		High level pulse width				1			
	Output clock	Frequency	SCK1(P15)	<ul style="list-style-type: none"> <li>When CMOS output type is selected</li> <li>See Fig. 9.</li> </ul>	2.7 to 5.5	2			tSCK
		Low level pulse width				1/2			
		High level pulse width				1/2			
Serial input	Data setup time	tsDI(2)	SB1(P14), SI1(P14)	<ul style="list-style-type: none"> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>See Fig. 9.</li> </ul>	2.7 to 5.5	0.03			μs
	Data hold time	thDI(2)				0.03			
Serial output	Output delay time	tdDO(4)	SO1(P13), SB1(P14)	<ul style="list-style-type: none"> <li>Must be specified with respect to falling edge of SIOCLK.</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 9.</li> </ul>	2.7 to 5.5			(1/3)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

3. SIO4 Serial I/O Characteristics (Note 4-3-1)

Parameter			Symbol	Pin/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification				
							min	typ	max	unit	
Serial clock	Input clock	Frequency	tSCK(5)	SCK4(P24)	See Fig. 9.	2.7 to 5.5	2			tCYC	
		Low level pulse width	tSCKL(5)						1		
		High level pulse width	tSCKH(5)						1		
			tSCKHA(5a)		<ul style="list-style-type: none"><li>• USB, SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time.</li><li>• See Fig. 9.</li><li>• (Note 4-3-2)</li></ul>		4				
			tSCKHA(5b)		<ul style="list-style-type: none"><li>• USB used at the same time</li><li>• SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time.</li><li>• See Fig. 9.</li><li>• (Note 4-3-2)</li></ul>		7				
		tSCKHA(5c)	<ul style="list-style-type: none"><li>• USB, SIO0 continuous transfer mode, SIO9, and DMCOPY used at the same time.</li><li>• AIF not used at the same time.</li><li>• See Fig. 9.</li><li>• (Note 4-3-2)</li></ul>		12						
	Output clock	Frequency	tSCK(6)	SCK4(P24)	<ul style="list-style-type: none"><li>• When CMOS output type is selected.</li><li>• See Fig. 9.</li></ul>	2.7 to 5.5	4/3			tSCK	
		Low level pulse width	tSCKL(6)				1/2				tCYC
		High level pulse width (Note 4-3-3)	tSCKH(6)				1/2				
			tSCKHA(6a)	<ul style="list-style-type: none"><li>• USB, SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time.</li><li>• When CMOS output type is selected.</li><li>• See Fig. 9.</li></ul>	tSCKH(6) + (5/3)tCYC			tSCKH(6) + (10/3)tCYC	tCYC		
			tSCKHA(6b)	<ul style="list-style-type: none"><li>• USB used at the same time.</li><li>• SIO0 continuous transfer mode, AIF, SIO9, and DMCOPY not used at the same time.</li><li>• When CMOS output type is selected.</li><li>• See Fig. 9.</li></ul>	tSCKH(6) + (5/3)tCYC			tSCKH(6) + (19/3)tCYC			
			tSCKHA(6c)	<ul style="list-style-type: none"><li>• USB, SIO0 continuous transfer mode, SIO9, and DMCOPY used at the same time.</li><li>• AIF not used at the same time.</li><li>• When CMOS output type is selected.</li><li>• See Fig. 9.</li></ul>	tSCKH(6) + (5/3)tCYC			tSCKH(6) + (34/3)tCYC			

Note 4-3-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-3-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the period from the time SI4RUN is set with the serial clock set high to the falling edge of the first serial clock must be longer than tSCKHA.

Note 4-3-3: When using the serial clock output, make sure that the load at the SCK4 (P24) pin meets the following conditions:

Clock rise time tSCKR < 0.037μs (see Figure 12.) at Ta=+25°C, V<sub>DD</sub>=3.3V

Continued on next page.

## LC87F1JJ2A

Continued from preceding page.

Parameter		Symbol	Pin/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min	typ	max	unit
Serial input	Data setup time	tsDI(3)	SO4(P22), SI4(P23)	<ul style="list-style-type: none"> <li>Must be specified with respect to rising edge of SIOCLK.</li> <li>See Fig. 9</li> </ul>	2.7 to 5.5	0.03			μs
	Data hold time	thDI(3)				0.03			
Serial output	Output delay time	tdDO(5)	SO4(P22), SI4(P23)	<ul style="list-style-type: none"> <li>Must be specified with respect to falling edge of SIOCLK.</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 9.</li> </ul>	2.7 to 5.5			(1/3)tCYC +0.05	

### 4. SIO9 Serial I/O Characteristics (Note 4-4-1)

Parameter		Symbol	Pin/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min	typ	max	unit
Serial clock Input clock	Frequency	tSCK(7)	SCK9(P27)	See Fig. 9.	2.7 to 5.5	2			tCYC
	Low level pulse width	tSCKL(7)				1			
	High level pulse width	tSCKH(7)				1			
		tSCKHA(7a)		<ul style="list-style-type: none"> <li>USB, SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time.</li> <li>See Fig. 9.</li> <li>(Note 4-4-2)</li> </ul>		4			
		tSCKHA(7b)		<ul style="list-style-type: none"> <li>USB used at the same time.</li> <li>SIO0 continuous transfer mode, AIF, SIO4, and DMCOPY not used at the same time.</li> <li>See Fig. 9.</li> <li>(Note 4-4-2)</li> </ul>		7			
		tSCKHA(7c)		<ul style="list-style-type: none"> <li>USB, SIO0 continuous transfer mode, SIO4, and DMCOPY used at the same time.</li> <li>AIF not used at the same time.</li> <li>See Fig. 9.</li> <li>(Note 4-4-2)</li> </ul>		15			

Note 4-4-1: These specifications are theoretical values. Margins must be allowed according to the actual operating conditions.

Note 4-4-2: In an application where the serial clock input is to be used in the continuous data transfer mode, the period from the time SI9RUN is set with the serial clock set high to the falling edge of the first serial clock must be longer than tSCKHA.

Continued on next page.

# LC87F1JJ2A

Continued from preceding page.

Parameter			Symbol	Pin/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
							min	typ	max	unit
Serial clock	Output clock	Frequency	tSCK(8)	SCK9(P27)	<ul style="list-style-type: none"><li>• When CMOS output type is selected.</li><li>• See Fig. 9.</li></ul>	2.7 to 5.5	4/3			tCYC
		Low level pulse width	tSCKL(8)				1/2			tSCK
		High level pulse width (Note 4-4-3)	tSCKH(8)	1/2			<div><div>tSCKH(8) + (5/3)tCYC</div><div>tSCKH(8) + (10/3)tCYC</div></div>			
			tSCKHA(8a)					<div><div>tSCKH(8) + (5/3)tCYC</div><div>tSCKH(8) + (19/3)tCYC</div></div>		
				tSCKHA(8b)						
				tSCKHA(8c)						
Serial input	Data setup time	tsDI(4)	SO9(P25), SI9(P26)	<ul style="list-style-type: none"><li>• Must be specified with respect to rising edge of SIOCLK.</li><li>• See Fig. 9.</li></ul>	2.7 to 5.5	0.03			μs	
	Data hold time	thDI(4)				0.03				
Serial output	Output delay time	tdDO(6)	SO9(P25), SI9(P26)	<ul style="list-style-type: none"><li>• Must be specified with respect to falling edge of SIOCLK.</li><li>• Must be specified as the time to the beginning of output state change in open drain output mode</li><li>• See Fig. 9.</li></ul>	2.7 to 5.5			(1/3)tCYC +0.05		

Note 4-4-3: When using the serial clock output, make sure that the load at the SCK9 (P27) pin meets the following conditions:

Clock rise time tSCKR < 0.037μs (see Figure 12.) at Ta=+25°C, V<sub>DD</sub>=3.3V

## LC87F1JJ2A

### Pulse Input Conditions at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				VDD[V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27), INT6(P20), INT7(P24)	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 or 1 are enabled.</li> </ul>	2.7 to 5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.7 to 5.5	2			
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.7 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.7 to 5.5	256			
	tPIL(5)	RMIN(P73)	Recognized by the infrared remote control receiver circuit as a signal	2.7 to 5.5	4			RMCK (Note 5-1)
	tPIL(6)	RES	Resetting is enabled.	2.7 to 5.5	200			μs

Note 5-1: Represents the period of the reference clock (1 tCYC to 128 tCYC or the source frequency of the subclock) for the infrared remote control receiver circuit.

### AD Converter Characteristics at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	N	AN0(P00) to AN7(P07), AN8(P70), AN9(P71), AN10(XT1), AN11(XT2)		3.0 to 5.5		8		bit
Absolute accuracy	ET		(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD		AD conversion time=32×tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	15.68 (tCYC=0.490μs)		97.92 (tCYC=3.06μs)	μs
				3.0 to 5.5	23.52 (tCYC=0.735μs)		97.92 (tCYC=3.06μs)	
			AD conversion time=64×tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC=0.294μs)		97.92 (tCYC=1.53μs)	
				3.0 to 5.5	47.04 (tCYC=0.735μs)		97.92 (tCYC=1.53μs)	
Analog input voltage range	VAIN			3.0 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port input current	IAINH		VAIN=V <sub>DD</sub>	3.0 to 5.5			1	μA
	IAINL		VAIN=V <sub>SS</sub>	3.0 to 5.5	-1			

Note 6-1: The quantization error (±1/2LSB) is excluded from the absolute accuracy.

Note 6-2: The conversion time refers to the period from the time when an instruction for starting a conversion process is issued to the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.



Subsystem Clock Oscillation

Table 1 shows the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks
			C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]		typ [s]	max [s]	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	OPEN	560k	2.7 to 5.0	1.1	3.0	Applicable CL value=12.5pF SMD type

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in the following cases (see Figure 4):

- Till the oscillation gets stabilized after the instruction for starting the subclock oscillation circuit is executed.
- Till the oscillation gets stabilized after the HOLD mode is released with EXTOSC (OCR register, bit 6) set to 1.

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 CF Oscillator Circuit




Figure 2 Crystal Oscillator Circuit






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time




HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Time




When using the internal PLL circuit to generate the 48MHz clock for USB, it is necessary to connect a filter circuit to the P34/UFILT pin such as that shown in the left figure.

Figure 5 External Filter Circuit for the Internal USB-dedicated PLL Circuit




To generate the master clock for the audio interface using the internal PLL circuit, it is necessary to connect a filter circuit to the P33/AFILT pin that is shown in the left figure.

Figure 6 External Filter Circuit for Audio Interface (Used with Internal PLL Circuit)



It is necessary to adjust the Circuit Constant of the USB Port Peripheral Circuit for each mounting board.

Figure 7 USB Port Peripheral Circuit



Note:  
Determine the value of  $C_{RES}$  and  $R_{RES}$  so that the reset signal is present for a period of  $200\mu s$  after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 8 Reset Circuit




Figure 9 Serial I/O Waveform




Figure 10 Pulse Input Timing Signal Waveform





Figure 11 USB Data Signal Timing and Voltage Level



tSCKR:

Defined as the time period from the time the state of the output starts changing till the time it reaches the value of  $V_{IH}(1)$ .

Figure 12 Serial Clock Output Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.