E·XFL

Altera - EPF6010ATC144-1 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 88 |
| Number of Logic Elements/Cells | 880 |
| Total RAM Bits | - |
| Number of I/O | 102 |
| Number of Gates | 10000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf6010atc144-1 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General The Altera® FLEX 6000 programmable logic device (PLD) family provides a low-cost alternative to high-volume gate array designs. FLEX 6000 Description devices are based on the OptiFLEX architecture, which minimizes die size while maintaining high performance and routability. The devices have reconfigurable SRAM elements, which give designers the flexibility to quickly change their designs during prototyping and design testing. Designers can also change functionality during operation via in-circuit reconfiguration. FLEX 6000 devices are reprogrammable, and they are 100% tested prior to shipment. As a result, designers are not required to generate test vectors for fault coverage purposes, allowing them to focus on simulation and design verification. In addition, the designer does not need to manage inventories of different gate array designs. FLEX 6000 devices are configured on the board for the specific functionality required. Table 3 shows FLEX 6000 performance for some common designs. All performance values shown were obtained using Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

| Table 3. FLEX 6000 Device Performance for Common Designs | | | | | | |
|--|----------|-------------------|-------------------|-------------------|-----|--|
| Application | LEs Used | | Performance | | | |
| | | -1 Speed Grade | -2 Speed Grade | -3 Speed Grade | | |
| 16-bit loadable counter | 16 | 172 | 153 | 133 | MHz | |
| 16-bit accumulator | 16 | 172 | 153 | 133 | MHz | |
| 24-bit accumulator | 24 | 136 | 123 | 108 | MHz | |
| 16-to-1 multiplexer (pin-to-pin) (1) | 10 | 12.1 | 13.4 | 16.6 | ns | |
| 16×16 multiplier with a 4-stage pipeline | 592 | 84 | 67 | 58 | MHz | |

Note:

(1) This performance value is measured as a pin-to-pin delay.

The interleaved LAB structure—an innovative feature of the FLEX 6000 architecture—allows each LAB to drive two local interconnects. This feature minimizes the use of the FastTrack Interconnect, providing higher performance. An LAB can drive 20 LEs in adjacent LABs via the local interconnect, which maximizes fitting flexibility while minimizing die size. See Figure 2.



In most designs, the registers only use global clock and clear signals. However, in some cases, other clock or asynchronous clear signals are needed. In addition, counters may also have synchronous clear or load signals. In a design that uses non-global clock and clear signals, inputs from the first LE in an LAB are re-routed to drive the control signals for that LAB. See Figure 3.

Figure 2. Logic Array Block

Figure 3. LAB Control Signals



Logic Element

An LE, the smallest unit of logic in the FLEX 6000 architecture, has a compact size that provides efficient logic usage. Each LE contains a fourinput LUT, which is a function generator that can quickly implement any function of four variables. An LE contains a programmable flipflop, carry and cascade chains. Additionally, each LE drives both the local and the FastTrack Interconnect. See Figure 4.

FLEX 6000 Programmable Logic Device Family Data Sheet



Figure 4. Logic Element

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock and clear control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the outputs of the LE. The LE output can drive both the local interconnect and the FastTrack Interconnect.

The FLEX 6000 architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equivalent comparators with minimum delay. Carry and cascade chains connect LEs 2 through 10 in an LAB and all LABs in the same half of the row. Because extensive use of carry and cascade chains can reduce routing flexibility, these chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (0.1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 6000 architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

Because the first LE of each LAB can generate control signals for that LAB, the first LE in each LAB is not included in carry chains. In addition, the inputs of the first LE in each LAB may be used to generate synchronous clear and load enable signals for counters implemented with carry chains.

Carry chains longer than nine LEs are implemented automatically by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the second LE of the third LAB in the row. In addition, the carry chain does not cross the middle of the row. For instance, in the EPF6016 device, the carry chain stops at the 11th LAB in a row and a new carry chain begins at the 12th LAB.

Figure 5 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. Although the register can be bypassed for simple adders, it can be used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the FastTrack Interconnect.

Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and preset functions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2.

Asynchronous Preset

An asynchronous preset is implemented with an asynchronous clear. The Altera software provides preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, this technique can be used when a register drives logic or drives a pin.

In addition to the two clear and preset modes, FLEX 6000 devices provide a chip-wide reset pin (DEV_CLRn) that can reset all registers in the device. The option to use this pin is set in the Altera software before compilation. The chip-wide reset overrides all other control signals. Any register with an asynchronous preset will be preset when the chip-wide reset is asserted because of the inversion technique used to implement the asynchronous preset.

The Altera software can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses an additional three LEs per register.

FastTrack Interconnect

In the FLEX 6000 OptiFLEX architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even for complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

| Table 5. FLEX 6000 FastTrack Interconnect Resources | | | | | | |
|---|------|---------------------|---------|------------------------|--|--|
| Device | Rows | Channels per Row | Columns | Channels per Column | | |
| EPF6010A | 4 | 144 | 22 | 20 | | |
| EPF6016 EPF6016A | 6 | 144 | 22 | 20 | | |
| EPF6024A | 7 | 186 | 28 | 30 | | |

Table 5 summarizes the FastTrack Interconnect resources available in each FLEX 6000 device.

In addition to general-purpose I/O pins, FLEX 6000 devices have four dedicated input pins that provide low-skew signal distribution across the device. These four inputs can be used for global clock and asynchronous clear control signals. These signals are available as control signals for all LEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. Using dedicated inputs to route data signals provides a fast path for high fan-out signals.

The local interconnect from LABs located at either end of two rows can drive a global control signal. For instance, in an EPF6016 device, LABs C1, D1, C22, and D22 can all drive global control signals. When an LE drives a global control signal, the dedicated input pin that drives that signal cannot be used. Any LE in the device can drive a global control signal by driving the FastTrack Interconnect into the appropriate LAB. To minimize delay, however, the Altera software places the driving LE in the appropriate LAB. The LE-driving-global signal feature is optimized for speed for control signals; regular data signals are better routed on the FastTrack Interconnect and do not receive any advantage from being routed on global signals. This LE-driving-global control signal feature is controlled by the designer and is not used automatically by the Altera software. See Figure 11.

| FLEX 6000 | Programmable | Logic Device | Family Data | a Sheet |
|-----------|--------------|--------------|-------------|---------|
|-----------|--------------|--------------|-------------|---------|

| Table 10. JTAG Timing Parameters & Values | | | | | | |
|---|--|-----|-----|------|--|--|
| Symbol | Parameter | Min | Max | Unit | | |
| t _{JCP} | TCK clock period | 100 | | ns | | |
| t _{JCH} | TCK clock high time | 50 | | ns | | |
| t _{JCL} | TCK clock low time | 50 | | ns | | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | | |
| t _{JPH} | JTAG port hold time | 45 | | ns | | |
| t _{JPCO} | JTAG port clock-to-output | | 25 | ns | | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | | |
| t _{JSSU} | Capture register setup time | 20 | | ns | | |
| t _{JSH} | Capture register hold time | 45 | | ns | | |
| t _{JSCO} | Update register clock-to-output | | 35 | ns | | |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns | | |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns | | |

Generic Testing

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 6000 devices are made under conditions equivalent to those shown in Figure 17. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 17. AC Test Conditions



| Table 1 | Table 13. FLEX 6000 5.0-V Device DC Operating Conditions Notes (5), (6) | | | | | | | |
|------------------|---|--|-------------------------|-----|--------------------------|------|--|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | | |
| V _{IH} | High-level input voltage | | 2.0 | | V _{CCINT} + 0.5 | V | | |
| VIL | Low-level input voltage | | -0.5 | | 0.8 | V | | |
| V _{OH} | 5.0-V high-level TTL output voltage | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V} (7)$ | 2.4 | | | V | | |
| | 3.3-V high-level TTL output voltage | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (7)$ | 2.4 | | | V | | |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7) | V _{CCIO} - 0.2 | | | V | | |
| V _{OL} | 5.0-V low-level TTL output voltage | I_{OL} = 8 mA DC, V_{CCIO} = 4.75 V (8) | | | 0.45 | V | | |
| | 3.3-V low-level TTL output voltage | I_{OL} = 8 mA DC, V_{CCIO} = 3.00 V (8) | | | 0.45 | V | | |
| | 3.3-V low-level CMOS output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(8)</i> | | | 0.2 | V | | |
| l _l | Input pin leakage current | $V_{I} = V_{CC}$ or ground (8) | -10 | | 10 | μΑ | | |
| I _{OZ} | Tri-stated I/O pin leakage current | $V_{O} = V_{CC}$ or ground (8) | -40 | | 40 | μA | | |
| I _{CC0} | V _{CC} supply current (standby) | V _I = ground, no load | | 0.5 | 5 | mA | | |

| Table 1 | Table 14. FLEX 6000 5.0-V Device Capacitance Note (9) | | | | | | |
|------------------|---|-------------------------------------|-----|-----|------|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | |
| CIN | Input capacitance for I/O pin | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF | | |
| CINCLK | Input capacitance for dedicated input | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF | | |

Notes to tables:

- (3) Numbers in parentheses are for industrial-temperature-range devices.

- (d) Naximum V_{CC} rise time to 100 ms. V_{CC} must rise monotonically.
 (f) Typical values are for T_A = 25° C and V_{CC} = 5.0 V.
 (g) These values are specified under the FLEX 6000 Recommended Operating Conditions shown in Table 12 on page 31. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (7)
- (8) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) Capacitance is sample-tested only.

See the Operating Requirements for Altera Devices Data Sheet. (1)

Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns. (2)

| FLEX 6000 Programmable Logic Device Family Data She |
|---|
|---|

| Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings Note (1) | | | | | | | |
|--|----------------------------|------------------------------|------|------|------|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V | | |
| VI | DC input voltage | | -2.0 | 5.75 | V | | |
| IOUT | DC output current, per pin | | -25 | 25 | mA | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | °C | | |
| TJ | Junction temperature | PQFP, PLCC, and BGA packages | | 135 | °C | | |

| Table 1 | Table 16. FLEX 6000 3.3-V Device Recommended Operating Conditions | | | | | | |
|--------------------|---|--------------------|-------------|-------------------|------|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | |
| V _{CCINT} | Supply voltage for internal logic and input buffers | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V | | |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (3), (4) | 3.00 (3.00) | 3.60 (3.60) | V | | |
| | Supply voltage for output buffers, 2.5-V operation | (3), (4) | 2.30 (2.30) | 2.70 (2.70) | V | | |
| VI | Input voltage | | -0.5 | 5.75 | V | | |
| Vo | Output voltage | | 0 | V _{CCIO} | V | | |
| ТJ | Operating temperature | For commercial use | 0 | 85 | °C | | |
| | | For industrial use | -40 | 100 | °C | | |
| t _R | Input rise time | | | 40 | ns | | |
| t _F | Input fall time | | | 40 | ns | | |

| FLEX 6000 Frogrammable Logic Device Faining Data She | FLEX | 6000 | Programmable | Logic Device | Family Data | Sheet |
|--|------|------|--------------|--------------|-------------|-------|
|--|------|------|--------------|--------------|-------------|-------|

| Table 1 | Table 17. FLEX 6000 3.3-V Device DC Operating Conditions Notes (5), (6) | | | | | | | |
|------------------|---|--|-------------------------|-----|------|------|--|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | | |
| V _{IH} | High-level input voltage | | 1.7 | | 5.75 | V | | |
| V _{IL} | Low-level input voltage | | -0.5 | | 0.8 | V | | |
| V _{OH} | 3.3-V high-level TTL output voltage | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (7)$ | 2.4 | | | V | | |
| | 3.3-V high-level CMOS output voltage | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7) | V _{CCIO} – 0.2 | | | V | | |
| | 2.5-V high-level output voltage | $I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (7)$ | 2.1 | | | V | | |
| | | I_{OH} = -1 mA DC, V_{CCIO} = 2.30 V (7) | 2.0 | | | V | | |
| | | I_{OH} = -2 mA DC, V_{CCIO} = 2.30 V (7) | 1.7 | | | V | | |
| V _{OL} | 3.3-V low-level TTL output voltage | I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V (8) | | | 0.45 | V | | |
| | 3.3-V low-level CMOS output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(8)</i> | | | 0.2 | V | | |
| | 2.5-V low-level output voltage | I _{OL} = 100 μA DC, V _{CCIO} = 2.30 V <i>(8)</i> | | | 0.2 | V | | |
| | | I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (8) | | | 0.4 | V | | |
| | | I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (8) | | | 0.7 | V | | |
| I _I | Input pin leakage current | $V_1 = 5.3 V$ to ground (8) | -10 | | 10 | μΑ | | |
| I _{OZ} | Tri-stated I/O pin leakage current | $V_{O} = 5.3 V$ to ground (8) | -10 | | 10 | μA | | |
| I _{CC0} | V _{CC} supply current (standby) | V _I = ground, no load | | 0.5 | 5 | mA | | |

| Table 18. FLEX 6000 3.3-V Device Capacitance Note (9) | | | | | | | | |
|---|---------------------------------------|-------------------------------------|-----|-----|------|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | |
| CIN | Input capacitance for I/O pin | V _{IN} = 0 V, f = 1.0 MHz | | 8 | pF | | | |
| CINCLK | Input capacitance for dedicated input | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF | | | |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 8 | pF | | | |

Notes to tables:

- 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
 (3) Numbers in parentheses are for industrial-temperature-range devices.
 (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
 (5) Typical values are for T_A = 25° C and V_{CC} = 3.3 V.
 (6) These values are specified under Table 16 on page 33.
 (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
 (8) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
 (9) Capacitance is cample-tested only.

(9) Capacitance is sample-tested only.

See the Operating Requirements for Altera Devices Data Sheet.
 The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.



Figure 19. FLEX 6000 Timing Model

| Table 23. External Timing Parameters | | | | | | |
|--------------------------------------|---|------------|--|--|--|--|
| Symbol | Parameter | Conditions | | | | |
| t _{INSU} | Setup time with global clock at LE register | (8) | | | | |
| t _{INH} | Hold time with global clock at LE register | (8) | | | | |
| ^t оитсо | Clock-to-output delay with global clock with LE register using FastFLEX I/O pin | (8) | | | | |

Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements and cannot be measured explicitly.
- (2) Operating conditions: V_{CCIO} = 5.0 V ±5% for commercial use in 5.0-V FLEX 6000 devices. V_{CCIO} = 5.0 V ±10% for industrial use in 5.0-V FLEX 6000 devices. V_{CCIO} = 3.3 V ±10% for commercial or industrial use in 3.3-V FLEX 6000 devices.
 (3) Operating conditions:
- $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in 5.0-V FLEX 6000 devices. $V_{CCIO} = 2.5 \text{ V} \pm 0.2 \text{ V}$ for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (4) Operating conditions: $V_{CCIO} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
- (5) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (6) This timing parameter shows the delay of a register-to-register test pattern and is used to determine speed grades. There are 12 LEs, including source and destination registers. The row and column interconnects between the registers vary in length.
- (7) This timing parameter is shown for reference and is specified by characterization.
- (8) This timing parameter is specified by characterization.

Tables 24 through 28 show the timing information for EPF6010A and EPF6016A devices.

| Table 24. LE Timing Microparameters for EPF6010A & EPF6016A Devices (Part 1 of 2) | | | | | | | | | |
|---|-------------|-----|-----|-----|-----|-----|----|--|--|
| Parameter | Speed Grade | | | | | | | | |
| | -1 | | -2 | | -3 | | 1 | | |
| | Min | Max | Min | Max | Min | Max | | | |
| ^t REG_TO_REG | | 1.2 | | 1.3 | | 1.7 | ns | | |
| ^t CASC_TO_REG | | 0.9 | | 1.0 | | 1.2 | ns | | |
| ^t CARRY_TO_REG | | 0.9 | | 1.0 | | 1.2 | ns | | |
| ^t DATA_TO_REG | | 1.1 | | 1.2 | | 1.5 | ns | | |
| ^t CASC_TO_OUT | | 1.3 | | 1.4 | | 1.8 | ns | | |
| ^t CARRY_TO_OUT | | 1.6 | | 1.8 | | 2.3 | ns | | |
| ^t DATA_TO_OUT | | 1.7 | | 2.0 | | 2.5 | ns | | |
| t _{REG_TO_OUT} | | 0.4 | | 0.4 | | 0.5 | ns | | |
| t _{su} | 0.9 | | 1.0 | | 1.3 | | ns | | |
| t _H | 1.4 | | 1.7 | | 2.1 | | ns | | |

| Parameter | | | Speed | Grade | | | Unit |
|-----------------------------|-----|-----|-------|-------|-----|-----|------|
| Γ | -1 | | -2 | | -3 | | 1 |
| | Min | Max | Min | Max | Min | Max | |
| tco | | 0.3 | | 0.4 | | 0.4 | ns |
| t _{CLR} | | 0.4 | | 0.4 | | 0.5 | ns |
| t _C | | 1.8 | | 2.1 | | 2.6 | ns |
| t _{LD_CLR} | | 1.8 | | 2.1 | | 2.6 | ns |
| t _{CARRY_TO_CARRY} | | 0.1 | | 0.1 | | 0.1 | ns |
| treg_to_carry | | 1.6 | | 1.9 | | 2.3 | ns |
| tDATA_TO_CARRY | | 2.1 | | 2.5 | | 3.0 | ns |
| tcarry_to_casc | | 1.0 | | 1.1 | | 1.4 | ns |
| tcasc_to_casc | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{REG_TO_CASC} | | 1.4 | | 1.7 | | 2.1 | ns |
| tDATA_TO_CASC | | 1.1 | | 1.2 | | 1.5 | ns |
| t _{CH} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{CL} | 2.5 | | 3.0 | | 3.5 | | ns |

| Parameter | | | Speed | Grade | | | Unit |
|------------------|-----|-----|-------|-------|-----|-----|------|
| | -1 | | -2 | | -3 | | 1 |
| | Min | Max | Min | Max | Min | Max | |
| t _{OD1} | | 1.9 | | 2.2 | | 2.7 | ns |
| t _{OD2} | | 4.1 | | 4.8 | | 5.8 | ns |
| t _{OD3} | | 5.8 | | 6.8 | | 8.3 | ns |
| t _{xz} | | 1.4 | | 1.7 | | 2.1 | ns |
| t _{XZ1} | | 1.4 | | 1.7 | | 2.1 | ns |
| t _{xz2} | | 3.6 | | 4.3 | | 5.2 | ns |
| t _{xz3} | | 5.3 | | 6.3 | | 7.7 | ns |
| t _{IOE} | | 0.5 | | 0.6 | | 0.7 | ns |
| ^t ın | | 3.6 | | 4.1 | | 5.1 | ns |
| tin_delay | | 4.8 | | 5.4 | | 6.7 | ns |

| Parameter | Speed Grade | | | | | |
|-----------------------------|-------------|-----|-----|-----|----|--|
| | - | 2 | -: | 1 | | |
| | Min | Max | Min | Max | | |
| t _{REG_TO_REG} | | 2.2 | | 2.8 | ns | |
| t _{CASC_TO_REG} | | 0.9 | | 1.2 | ns | |
| t _{CARRY_TO_REG} | | 1.6 | | 2.1 | ns | |
| t _{DATA_TO_REG} | | 2.4 | | 3.0 | ns | |
| t _{CASC_TO_OUT} | | 1.3 | | 1.7 | ns | |
| t _{CARRY_TO_OUT} | | 2.4 | | 3.0 | ns | |
| t _{DATA_TO_OUT} | | 2.7 | | 3.4 | ns | |
| t _{REG_TO_OUT} | | 0.3 | | 0.5 | ns | |
| t _{SU} | 1.1 | | 1.6 | | ns | |
| t _H | 1.8 | | 2.3 | | ns | |
| tco | | 0.3 | | 0.4 | ns | |
| t _{CLR} | | 0.5 | | 0.6 | ns | |
| t _C | | 1.2 | | 1.5 | ns | |
| t _{LD_CLR} | | 1.2 | | 1.5 | ns | |
| t _{CARRY_TO_CARRY} | | 0.2 | | 0.4 | ns | |
| t _{REG_TO_CARRY} | | 0.8 | | 1.1 | ns | |
| t _{DATA_TO_CARRY} | | 1.7 | | 2.2 | ns | |
| t _{CARRY_} TO_CASC | | 1.7 | | 2.2 | ns | |
| t _{CASC_TO_CASC} | | 0.9 | | 1.2 | ns | |
| t _{REG_TO_CASC} | | 1.6 | | 2.0 | ns | |
| t _{DATA_} TO_CASC | | 1.7 | | 2.1 | ns | |
| t _{CH} | 4.0 | | 4.0 | | ns | |
| t _{CL} | 4.0 | | 4.0 | | ns | |

Tables 29 through 33 show the timing information for EPF6016 devices.

| Table 30. IOE Timing Microparameters for EPF6016 Devices | | | | | | | |
|--|-----|------|-----|-----|----|--|--|
| Parameter | | Unit | | | | | |
| | -2 | | | | | | |
| | Min | Max | Min | Max | | | |
| t _{OD1} | | 2.3 | | 2.8 | ns | | |
| t _{OD2} | | 4.6 | | 5.1 | ns | | |

| Parameter | | Unit | | | |
|-----------------------|-----|------|-----|-----|----|
| | -2 | | -3 | | - |
| | Min | Мах | Min | Max | |
| t _{OD3} | | 4.7 | | 5.2 | ns |
| t _{xz} | | 2.3 | | 2.8 | ns |
| t _{ZX1} | | 2.3 | | 2.8 | ns |
| t _{ZX2} | | 4.6 | | 5.1 | ns |
| t _{ZX3} | | 4.7 | | 5.2 | ns |
| t _{IOE} | | 0.5 | | 0.6 | ns |
| t _{IN} | | 3.3 | | 4.0 | ns |
| t _{IN DELAY} | | 4.6 | | 5.6 | ns |

| Parameter | | Speed | Grade | | Unit |
|-----------------------|-----|-------|-------|-----|------|
| | -2 | | -3 | | • |
| | Min | Max | Min | Max | |
| t _{LOCAL} | | 0.8 | | 1.0 | ns |
| t _{ROW} | | 2.9 | | 3.3 | ns |
| t _{COL} | | 2.3 | | 2.5 | ns |
| t _{DIN_D} | | 4.9 | | 6.0 | ns |
| t _{DIN_C} | | 4.8 | | 6.0 | ns |
| t _{LEGLOBAL} | | 3.1 | | 3.9 | ns |
| t _{LABCARRY} | | 0.4 | | 0.5 | ns |
| t _{LABCASC} | | 0.8 | | 1.0 | ns |

| Table 32. External Reference Timing Parameters for EPF6016 Devices | | | | | | | |
|--|-----|------|-----|------|----|--|--|
| Parameter | | Unit | | | | | |
| | -2 | | | | | | |
| | Min | Max | Min | Max | | | |
| t ₁ | | 53.0 | | 65.0 | ns | | |
| t _{DRR} | | 16.0 | | 20.0 | ns | | |



Figure 20. I_{CCACTIVE} vs. Operating Frequency

Device Configuration & Operation

f

The FLEX 6000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

See *Application Note* 116 (*Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices*) for detailed information on configuring FLEX 6000 devices, including sample schematics, timing diagrams, configuration options, pins names, and timing parameters.

Device Pin-
OutsSee the Altera web site (http://www.altera.com) or the Altera Digital
Library for pin-out information.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit_req@altera.com Altera, BitBlaster, ByteBlasterMV, FastFlex, FastTrack, FineLine BGA, FLEX, MasterBlaster, MAX+PLUS II, MegaCore, MultiVolt, OptiFLEX, Quartus, SameFrame, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, specifically: Verilog is a registered trademark of and Verilog-XL is a trademarks of Cadence Design Systems, Inc. DATA I/O is a registered trademark of Data I/O Corporation. HP is a registered trademark of Faemplar Logic, Inc. Pentium is a registered trademark of Intel Corporation. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. OrCAD is a registered trademark of OrCAD Systems, Corporation. SPARCstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out

of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Copyright $\ensuremath{\textcircled{O}}$ 2001 Altera Corporation. All rights reserved.

Altera Corporation

Printed on Recycled Paper.

52