



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	88
Number of Logic Elements/Cells	880
Total RAM Bits	-
Number of I/O	71
Number of Gates	10000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6010ati100-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4 shows FLEX 6000 performance for more complex designs.

Table 4. FLEX 6000 Device Performance for Complex Designs Note (1)							
Application	LEs Used	d Performance			Units		
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade			
8-bit, 16-tap parallel finite impulse response (FIR) filter	599	94	80	72	MSPS		
8-bit, 512-point fast Fourier transform (FFT) function	1,182	75 63	89 53	109 43	μS MHz		
a16450universal asynchronous receiver/transmitter (UART)	487	36	30	25	MHz		
PCI bus target with zero wait states	609	56	49	42	MHz		

Note:

FLEX 6000 devices are supported by Altera development systems; a single, integrated package that offers schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 6000 architecture.

The Altera development system runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800.

See the MAX+PLUS II Programmable Logic Development System & Software Data Sheetind the Quartus Programmable Logic Development System & Software Data Sheetimore information.

⁽¹⁾ The applications in this table were created using Altera MegaCoreTM functions.






Figure 5. Carry Chain Operation


Figure 7. LE Operating Modes

Normal Mode



Arithmetic Mode





Notes:

- (1)
- The register feedback multiplexer is available on LE 2 of each LAB.

 The data1 and data2 input signals can supply a clock enable, up or down control, or register feedback signals for all LEs other than the second LE in an LAB.
- (3) The LAB-wide synchronous clear and LAB-wide synchronous load affect all registers in an LAB.

Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.

Internal Tri-State Emulation

Internal tri-state emulat ion provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clearthat can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and presefunctions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).

Figure 8. LE Clear & Preset Modes

Asynchronous Clear Asynchronous Preset | labctr11 or | labctr12 | PRN | PRN

Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2.

Asynchronous Preset

An asynchronous preset is implemented with an asynchronous clear. The Altera software provides preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, this technique can be used when a register drives logic or drives a pin.

In addition to the two clear and preset modes, FLEX 6000 devices provide a chip-wide reset pin (DEV_CLRn) that can reset all registers in the device. The option to use this pin is set in the Altera software before compilation. The chip-wide reset overrides all other control signals. Any register with an asynchronous preset will be presetwhen the chip-wide reset is asserted because of the inversion techniqueused to implement the asynchronous preset.

The Altera software can use a programmable NOT-gate push-back technique to emulate simult aneous preset and clearor asynchronous load. However, this technique uses an additional three LEs per register.

FastTrack Interconnect

In the FLEX 6000 OptiFLEX architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structur e provides predictable performance, even for complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

A row channel can be driven by an LE or by one of two column channels. These three signals feed a 3-to-1 multiplexer that connects to six specific row channels. Row channels drive into the local interconnect via multiplexers.

Each column of LABs is served by a dedicated column interconnect. The LEs in an LAB can drive the column interconnect. The LEs in an LAB, a column IOE, or a row in terconnect can drive the column interconnect. The column interconnect can then drive another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect must be routed to the row interconnect before it can enter an LAB.

Each LE has a FastTrack Interconnect output and a local output. The FastTrack interconnect output can drive six row and two column lines directly; the local output drives the local interconnect. Each local interconnect channel driven by an LE can drive four row and two column channels. This feature provides additional flexibility, because each LE can drive any of ten row lines and four column lines.

In addition, LEs can drive global control signals. This feature is useful for distributing internally generated clock, asynchronous clear, and asynchronous preset signals. A pin-driven global signal can also drive data signals, which is useful for high-fan-out data signals.

Each LAB drives two groups of local interconnects, which allows an LE to drive two LABs, or 20 LEs, via the local interconnect. The row-to-local multiplexers are used more efficiently, because the multiplexers can now drive two LABs. Figure 10 shows how an LAB connects to row and column interconnects.

Table 5 summarizes the FastTrack Interconnect resources available in each FLEX 6000 device.

Table 5. FLEX 6000 FastTralckerconnect Resources							
Device	Rows	Channels pe Row	r Columns	Channels per Column			
EPF6010A	4	144	22	20			
EPF6016 EPF6016A	6	144	22	20			
EPF6024A	7	186	28	30			

In addition to general-purpose I/O pins, FLEX 6000 devices have four dedicated input pins that provide low-skew signal distribution across the device. These four inputs can be usedfor global clock and asynchronous clear control signals. These signals ae available as contol signals for all LEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they canfeed the local interconnect of each LAB in the device. Using dedicated inputs to route data signals provides a fast path for high fan-out signals.

The local interconnect from LABs located at either end of two rows can drive a global control si gnal. For instance, in an EPF6016 device, LABs C1, D1, C22, and D22 can all drive global control signals. When an LE drives a global control signal, the dedicated input pin that drives that signal cannot be used. Any LE in the device can drive a global control signal by driving the FastTrack Interconnect into the appropriate LAB. To minimize delay, however, the Altera software places the driving LE in the appropriate LAB. The LE-driving-global signal feature is optimized for speed for control signals; regular data signals are better routed on the FastTrack Interconnect and do not receive any advantage from being routed on global signals. This LE-dri ving-global control signal feature is controlled by the designer and is not used automatically by the Altera software. SeeFigure 11.

Each IOE drives a row or column interconnect when used as an input or bidirectional pin. A row IOE can drive up to six row lines; a column IOE can drive up to two column lines. The input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time. Figure 13 shows how an IOE connects to a row interconnect, and Figure 14 shows how an IOE connects to a column interconnect.

Row Interconnect Any LE can drive a pin through the Up to 10 IOEs are on either IOE row and local side of a row. Each IOE can interconnect. drive up to six row LAB channels, and each IOE data and OE signal is driven by IOE the local interconnect. FastFLEX I/O: An LE can drive a pin through the local interconnect for faster clock-to-output times.

Figure 13. IOE Connection to Row Interconnect

Open-drain output pins on 5.0-V or 3.3-V FLEX 6000 devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 6000 devices with $V_{CCIO} = 3.3 \text{ V}$ or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pindoes not have to be open-drain.

Power Sequencing Hot-Socketing

Because FLEX 6000 family devices an be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The V_{CCIO} and V_{CCINT} power planes can be powered in any order.

Signals can be driven into 3.3-V FLEX 6000 devices before and during power up without damaging the devi ce. Additionally, FLEX 6000 devices do not drive out during power up. Once operating conditions are reached, FLEX 6000 devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support All FLEX 6000 devices provide JTAG BST circuitry that comply with the IEEE Std. 1149.1-1990 specification able 8 shows JTAG instructions for FLEX 6000 devices. JTAG BST can be performed before or after configuration, but not during configuration (except when you disable JTAG support in user mode).

1 SeeApplication Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG BST circuitry.

Table 8. FLEX 6000 JTAG Instructions					
JTAG Instruction Description					
SAMPLE/PRELOAD	Allows a snapshot of the signals tante device pins to be captured and examined durnormal device operationand permits an initial data pattem no output at the device p	_			
EXTEST	Allows the external circtiny and board-level interconnection beto ested by forcing a topattern at the output pins and capturing test result at the input pins.	est			
BYPASS	Places the 1-bit bypass register between The and TDO pins, which allows the BST data to pass synchronously through thecselle device to adjacent devices during normal device operation.				

Operating Conditions

Tables 11through 18 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V and 3.3-V FLEX 6000 devices.

Table 11. FLEX 6000 5.0-V Device Absolute Maximum Ratingstote (1)						
Symbol	Parameter	Conditions	Min	Max	Ur	
V _{CC}	Supply voltage	With respect to gro((22))d	-2.0	7.0	V	
V _I	DC input voltage	7	-2.0	7.0	V	
I _{OUT}	DC output current, per pin		—25	25	r	
T _{STG}	Storage temperature	No bias	— 65	150		
T _{AMB}	Ambient temperature	Under bias	—6 5	135		
TJ	Junction temperature	PQFP, TQFP, and BGA packages		135	i ¢	

Symbol	Parameter	Conditions	Min	Max	U
V _{CCINT}	Supply voltage for internal logicand input buffers	c(3), (4)	4.75 (4.50)	5.25 (5.50)	\
V _{CCIO}	Supply voltage for output buffe 5.0-V operation	r(S), (4)	4.75 (4.50)	5.25 (5.50)	\
	Supply voltage for output buffer 3.3-V operation	r(S), (4)	3.00 (3.00)	3.60 (3.60)	`
V _I	Input voltage		-0.5	c₩ _{INT} + 0.5	V
V _O	Output voltage		0	∂ c io	V
TJ	Operating temperature	For commercial use	0	85	
		For industrial use	-40	100	i
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Т	ур Мах	L
V _{IH}	High-level input voltage		2.0		c&iNT + 0.5	V
V _{IL}	Low-level input voltage		-0.5		0.8	
V _{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CIO} = 4.75 \text{ V}(7)$	2.4			V
	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CIO} = 3.00 \text{ V(7)}$	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CIO} = 3.00 \text{ V(7)}$	V _{CCIO} — 0.2			V
V _{OL}	5.0-V low-level TTL output voltage	$I_{OL} = 8$ mA DC, $V_{CIO} = 4.75$ V(8)			0.45	V
	3.3-V low-level TTL output voltage	$I_{OL} = 8 \text{ mA DC}, V_{CIO} = 3.00 \text{ V/8}$			0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CIO} = 3.00 \text{ V/8}$			0.2	V
l _l	Input pin leakage current	_I ¥ V _{CC} or ground(8)	-10		10	μA
OZ	Tri-stated I/O pin leakage curre	nt _O ¥V _{CC} or ground(8)	-40		40	μA
I _{cco}	V _{CC} supply current (standby)	_I ¥ ground, no load		0.	5 5	m

Table 1	14. FLEX 6000 5.0-V Device C	apacitanceVote (9)				
Symbol	Parameter	Conditions	Min	Max	U	nit
C _{IN}	Input capacitance for I/O pin	_{IN}		8	pF	
C _{INCLK}	Input capacitance for dedicated in	ou _N ¥ 0 V, f = 1.0 MHz		12	pF	
Cout	Output capacitance	$\mathcal{Y}_{UT} = 0 \text{ V, } f = 1.0 \text{ MHz}$		8	pF	

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- Minimum DC input is -0.5 V. During transitions, the in puts may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.

- (4) Maximum V _{CC} rise time to 100 ms. V_{CC} must rise monotonically.
 (5) Typical values are for T_A = 25° C and V_{CC} = 5.0 V.
 (6) These values are specified under the FLEX 600 Recommended Operating Conditions shown in Table 12 on
- The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) Capacitance is sample-tested only.

Tables 19through 21 describe the FLEX 6000 internal timing microparameters, which are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and timing analysis. Tables 22and 23 describe FLEX 6000external timing parameters.

Table 19. LE Tir	ming Microparameters Note (1)	
Symbol	Parameter	Conditions
t _{REG_TO_REG}	LUT delay for LE register feedback in carry chain	
t _{CASC_TO_REG}	Cascade-in to register delay	
t _{CARRY_TO_REG}	Carry-in to register delay	
t _{DATA_TO_REG}	LE input to register delay	
t _{CASC_TO_OUT}	Cascade-in to LE output delay	
t _{CARRY_TO_OUT}	Carry-in to LE output delay	
t _{DATA_TO_OUT}	LE input to LE output delay	
t _{REG_TO_OUT}	Register output to LE output delay	
t _{SU}	LE register setup time before clobs:register recovery time after asynchronous clear	
t _H	LE register hold time after clock	
t _{CO}	LE register clock-to-output delay	
t _{CLR}	LE register clear delay	
t _C	LE register control signal delay	
t _{LD_CLR}	Synchronous load or clæadelay in counter mode	
t _{CARRY_TO_CARRY}	Carry-in to carry-out delay	
t _{REG_TO_CARRY}	Register output to carry-out delay	
t _{DATA_TO_CARRY}	LE input to carry-out delay	
t _{CARRY_TO_CASC}	Carry-in to cascade-out delay	
t _{CASC_TO_CASC}	Cascade-in to cascade-out delay	
t _{REG_TO_CASC}	Register-out to cascade-out delay	
t _{DATA_TO_CASC}	LE input to cascade-out delay	
t _{CH}	LE register clock high time	
t _{CL}	LE register clock low time	

Table 23. External Timing Parameters					
Symbol	Parameter	Conditions			
t _{INSU}	Setup time with globalock at LE register	(8)			
t _{INH}	Hold time with global clock at LE register	(8)			
tоитсо	Clock-to-output delay with global clorids LE register using FastFLEX I/pin	Q(8)			

Notes to tables:

- (1) Microparameters are timing delays contributed by individual architectural elements and cannot be measured explicitly.
- (2) Operating conditions:
 - $V_{CCIO} = \bar{5}.0 \ V \pm 5\%$ for commercial use in 5.0-V FLEX 6000 devices.
 - $V_{CCIO} = 5.0 \text{ V} \pm 10\%$ for industrial use in 5.0-V FLEX 6000 devices.
 - $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial us e in 3.3-V FLEX 6000 devices.
- (3) Operating conditions:
 - $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial us e in 5.0-V FLEX 6000 devices.
 - $V_{CCIO} = 2.5 \text{ V} \pm 0.2 \text{ V}$ for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (4) Operating conditions:
 - $V_{CCIO} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
- (5) These parameters are worst-case values for typical pplications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (6) This timing parameter shows the delay of a register-to-register test pattern and is used to determine speed grades. There are 12 LEs, including source and destination registers. The row and column interconnects between the registers vary in length.
- (7) This timing parameter is shown for reference and is specified by characterization.
- (8) This timing parameter is specified by characterization.

Tables 24through 28 show the timing information for EPF6010A and EPF6016A devices.

Parameter			Spee	ed Grade			Unit
	-	1	-	2	-3		
	Min	Max	Min	Max	Min	Max	
t _{REG_TO_REG}		1.2		1.3		1.7	ns
^t CASC_TO_REG		0.9		1.0		1.2	ns
^t CARRY_TO_REG		0.9		1.0		1.2	ns
^t DATA_TO_REG		1.1		1.2		1.5	ns
tcasc_to_out		1.3		1.4		1.8	ns
tCARRY_TO_OUT		1.6		1.8		2.3	ns
t _{DATA_TO_OUT}		1.7		2.0		2.5	ns
t _{REG_TO_OUT}		0.4		0.4		0.5	ns
t _{SU}	0.9		1.0		1.3		ns
t_{H}	1.4		1.7		2.1		ns

Parameter		Speed Grade						
	-	1	-	2	-	3		
	Min	Max	Min	Max	Min	Max		
t _{co}		0.3		0.4		0.4	ns	
t _{CLR}		0.4		0.4		0.5	ns	
t _C		1.8		2.1		2.6	ns	
t _{LD_CLR}		1.8		2.1		2.6	ns	
tCARRY_TO_CARRY		0.1		0.1		0.1	ns	
t _{REG_TO_CARRY}		1.6		1.9		2.3	ns	
^t DATA_TO_CARRY		2.1		2.5		3.0	ns	
tCARRY_TO_CASC		1.0		1.1		1.4	ns	
t _{CASC_TO_CASC}		0.5		0.6		0.7	ns	
t _{REG_TO_CASC}		1.4		1.7		2.1	ns	
t _{DATA_TO_CASC}		1.1		1.2		1.5	ns	
t _{CH}	2.5		3.0		3.5		ns	
t _{CL}	2.5		3.0		3.5		ns	

Table 25. IOE Ti	ming Microp	parameters f	or EPF6010)A & EPF60	16A Devices	3	
Parameter			Spee	ed Grade			Unit
	-	·1		-2	-3		
	Min	Max	Min	Max	Min	Max	
t _{OD1}		1.9		2.2		2.7	ns
t _{OD2}		4.1		4.8		5.8	ns
t _{OD3}		5.8		6.8		8.3	ns
t_{XZ}		1.4		1.7		2.1	ns
t _{XZ1}		1.4		1.7		2.1	ns
t _{XZ2}		3.6		4.3		5.2	ns
t _{XZ3}		5.3		6.3		7.7	ns
t _{IOE}		0.5		0.6		0.7	ns
t_{IN}	_	3.6		4.1		5.1	ns
t _{IN_DELAY}		4.8		5.4		6.7	ns

Table 26. Interconnect Timing Microparameters for EPF6010A & EPF6016A Devices							
Parameter	Speed Grade						Unit
İ		-1	-	2	-	3	
İ	Min	Max	Min	Max	Min	Max	
t _{LOCAL}		0.7		0.7		1.0	ns
t _{ROW}		2.9		3.2		3.2	ns
t _{COL}		1.2		1.3		1.4	ns
$t_{\sf DIN_D}$		5.4		5.7		6.4	ns
t _{DIN_C}		4.3		5.0		6.1	ns
t _{LEGLOBAL}		2.6		3.0		3.7	ns
t _{LABCARRY}		0.7		0.8		0.9	ns
t _{LABCASC}		1.3		1.4		1.8	ns

Table 27. External Reference Timing Parreters for EPF6010A & EPF6016A Devices								
Parameter	Device		Speed Grade					Unit
		-1		-2		-3		
		Min	Max	Min	Max	Min	Max	
t ₁	EPF6010A		37.6		43.6		53.7	ns
	EPF6016A		38.0		44.0		54.1	ns

Table 28. Extern	al Timing Pa	rameters fo	or EPF6010 <i>P</i>	& EPF601	6A Devices				
Parameter		Speed Grade							
		1	-:	2	-				
	Min	Max	Min	Max	Min	Max			
t _{INSU}	2.1 (1)		2.4(1)		3.3(1)		ns		
t _{NH}	0.2(2)		0.3(2)		0.1 (2)		ns		
t _{оитсо}	2.0	7.1	2.0	8.2	2.0	10.1	ns		

Notes:

Setup times arelonger when the *Increase Input Delay* option is turned on . The setup time values are shown with the *Increase Input Delay* option turned off.
 Hold time is zero when the *Increase Input Delay* option is turned on.

Tables 29through 33 show the timing information for EPF6016 devices.

Table 29. LE Timing Mic Parameter	<u> </u>	Unit				
Parameter		Speed Grade				
	-	2	-:	3		
	Min	Max	Min	Max		
t _{REG_TO_REG}		2.2		2.8	ns	
t _{CASC_TO_REG}		0.9		1.2	ns	
t _{CARRY_TO_REG}		1.6		2.1	ns	
t _{DATA_TO_REG}		2.4		3.0	ns	
tcasc_to_out		1.3		1.7	ns	
t _{CARRY_TO_OUT}		2.4		3.0	ns	
t _{DATA_TO_OUT}		2.7		3.4	ns	
t _{REG_TO_OUT}		0.3		0.5	ns	
t _{SU}	1.1		1.6		ns	
t _H	1.8		2.3		ns	
t _{co}		0.3		0.4	ns	
t _{CLR}		0.5		0.6	ns	
t _C		1.2		1.5	ns	
t _{LD_CLR}		1.2		1.5	ns	
t _{CARRY_TO_CARRY}		0.2		0.4	ns	
t _{REG_TO_CARRY}		0.8		1.1	ns	
t _{DATA_TO_CARRY}		1.7		2.2	ns	
t _{CARRY_TO_CASC}		1.7		2.2	ns	
t _{CASC_TO_CASC}		0.9		1.2	ns	
t _{REG_TO_CASC}		1.6		2.0	ns	
t _{DATA_TO_CASC}		1.7		2.1	ns	
t _{CH}	4.0		4.0		ns	
t_{CL}	4.0		4.0		ns	

Table 30. IOE Timing Microparameters for EPF6016 Devices						
Parameter		Speed Grade				
		-2	-			
	Min	Max	Min	Max		
t _{OD1}		2.3		2.8	ns	
t _{OD2}		4.6		5.1	ns	

Parameter			Spee	ed Grade			Unit
	_	1	-2		-3		
	Min	Max	Min	Max	Min	Max	
t _{OD1}		1.9		2.1		2.5	ns
t _{OD2}		4.0		4.4		5.3	ns
t _{OD3}		7.0		7.8		9.3	ns
t _{XZ}		4.3		4.8		5.8	ns
t _{XZ1}		4.3		4.8		5.8	ns
t _{XZ2}		6.4		7.1		8.6	ns
t _{XZ3}		9.4		10.5		12.6	ns
t _{IOE}		0.5		0.6		0.7	ns
t _{IN}		3.3		3.7		4.4	ns
t _{IN_DELAY}		5.3		5.9		7.0	ns

Table 36. Interco	nnect Timir	ng Micropara	meters for I	EPF6024A [Devices		
Parameter			Spee	ed Grade			Unit
		-1	-	-2		-3	
İ	Min	Max	Min	Max	Min	Max	
t _{LOCAL}		0.8		0.8		1.1	ns
t _{ROW}		3.0		3.1		3.3	ns
t _{COL}		3.0		3.2		3.4	ns
t _{DIN_D}		5.4		5.6		6.2	ns
t _{DIN_C}		4.6		5.1		6.1	ns
t _{LEGLOBAL}		3.1		3.5		4.3	ns
t _{LABCARRY}		0.6		0.7		0.8	ns
t _{LABCASC}		0.3		0.3		0.4	ns

Table 37. External Reference Timingrameters for EPF6024A Devices							
Parameter		Speed Grade Unit					Unit
	-1		-2		-	3	
	Min	Max	Min	Max	Min	Max	
t ₁		45.0		50.0		60.0	ns

This calculation provides an I $_{\rm CC}$ estimate based on typical conditions with no output load. The actual I $_{\rm CC}$ should be verified during operation because this measurement is sensitive the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations shown above) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 20 shows the relationship between the current and operating frequency for EPF6010A, EPF6016EPF6016A, and EPF6024A devices.

Operating Modes

The FLEX 6000 architecture uses SRM configuration elements that require configuration data to be lo aded every time the circuit powers up. This process of physically loading the SRAM data into a FLEX 6000 device is known as configuration. During initialization—a process that occurs immediately after configuration—the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. The configuration and initialization processes of a device are referred to ascommand mode; normal device operation is called user mode.

SRAM configuration elements allow FLEX 6000 devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. The entire reconfiguration process requires less than 100 ms and is used to dynamically reconfigure an entire system. Also, in-field system upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for a FLEX 6000 device can be loaded with one of three configuration schemes, which is chosen on the basis of the target application. An EPC1 or EPC1441 configuration device or intelligent controller can be used to control the configuration of a FLEX 6000 device, allowing automatic configuration on system power-up.

Multiple FLEX 6000 devices can be configured in any of the three configuration schemes by connecting the configuration enable input (nCE) and configuration enable output (nCEO) pins on each device.

Table 40 shows the data sources for each configuration scheme.

Table 40. Configuration Schemes				
Configuration Scheme	Data Source			
Configuration device	EPC1 of PC1441 configuration device			
Passive serial (PS)	BitBlaste™, ByteBlasterM™, or MasterBlaste™ download cables, oserial data source			
Passive serial asynchronous (PSA)	BitBlaster, ByteBlasterMV, or MasterBlaster download cables, or serial data source			

Device Pin-Outs

See the Altera web site http://www.altera.com) or the Altera Digital Library for pin-out information.