E·XFL

Intel - EPF6016ATC100-2N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Detuns	
Product Status	Obsolete
Number of LABs/CLBs	132
Number of Logic Elements/Cells	1320
Total RAM Bits	-
Number of I/O	81
Number of Gates	16000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6016atc100-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

and More Features	 Powerful I/O pins Individual tri-state output enable control for each pin Programmable output slew-rate control to reduce switching noise Fast path from register to I/O pin for fast clock-to-output time Flexible interconnect FastTrack[®] Interconnect continuous routing structure for fast, predictable interconnect delays Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions) Dedicated cascade chain that implements high-speed, high-fanin logic functions (automatically used by software tools and megafunctions) Tri-state emulation that implements internal tri-state networks Four low-skew global paths for clock, clear, preset, or logic signals Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 Flexible package options Available in a variety of packages with 100 to 256 pins, including the innovative Direction (and packages with 100 to 256 pins, including the innovative Direction (and packages with 100 to 256 pins, including the innovative Direction (and packages with 100 to 256 pins, including the innovative Direction Packages with 100 to 256 pins, including the innovative Direction Packages with 100 to 256 pins, including the innovative Direction Packages with 100 to 256 pins, including the innovative Direction Packages with 100 to 256 pins, including the innovative Direction Packages with 100 to 256 pins, including the innovative Packages with 100 to 256 pins, including the innovative Packages with 100 to 256 pins, including the innovative Packages with 100 to 256 pins, including the innovative Packages ping Packages with 100 to 256 pins, including the innovative
	 the innovative FineLine BGA[™] packages (see Table 2) SameFrame[™] pin-compatibility (with other FLEX[®] 6000 devices) across device densities and pin counts Thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and ball-grid array (BGA) packages (see Table 2) Footprint- and pin-compatibility with other FLEX 6000 devices in the same package
	 In the same package Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, the library of parameterized modules (LPM), Verilog HDL, VHDL, DesignWare components, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 2. FL	Table 2. FLEX 6000 Package Options & I/O Pin Count								
Device	100-Pin TQFP	100-Pin FineLine BGA	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	256-Pin BGA	256-pin FineLine BGA		
EPF6010A	71		102						
EPF6016			117	171	199	204			
EPF6016A	81	81	117	171			171		
EPF6024A			117	171	199	218	219		

Application	LEs Used	Performance			Units
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	
8-bit, 16-tap parallel finite impulse response (FIR) filter	599	94	80	72	MSPS
8-bit, 512-point fast Fourier transform (FFT) function	1,182	75 63	89 53	109 43	μS MHz
a16450 universal asynchronous receiver/transmitter (UART)	487	36	30	25	MHz
PCI bus target with zero wait states	609	56	49	42	MHz

Table 4 shows FLEX 6000 performance for more complex designs.

Note:

(1) The applications in this table were created using Altera MegaCoreTM functions.

FLEX 6000 devices are supported by Altera development systems; a single, integrated package that offers schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 6000 architecture.

The Altera development system runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800.

f See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

FLEX 6000 Programmable Logic Device Family Data Sheet




Figure 4. Logic Element

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock and clear control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the outputs of the LE. The LE output can drive both the local interconnect and the FastTrack Interconnect.

The FLEX 6000 architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equivalent comparators with minimum delay. Carry and cascade chains connect LEs 2 through 10 in an LAB and all LABs in the same half of the row. Because extensive use of carry and cascade chains can reduce routing flexibility, these chains should be limited to speed-critical portions of a design.




Figure 6. Cascade Chain Operation

LE Operating Modes

The FLEX 6000 LE can operate in one of the following three modes:

FLEX 6000 Programmable Logic Device Family Data Sheet

- Normal mode
- Arithmetic mode
- Counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, synchronous clear, and synchronous load control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions to use an LE operating mode for optimal performance.

Figure 7 shows the LE operating modes.

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The Altera software automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 7, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

The Altera software implements logic functions to use the arithmetic mode automatically where appropriate; the designer does not have to decide how the carry chain will be used.

Counter Mode

The counter mode offers counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in a LAB use counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. In addition, the Altera software automatically places registers that are not in the counter into other LABs.

The counter mode uses two 3-input LUTs: one generates the counter data and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load will override any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.


Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and preset functions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).

The FastTrack Interconnect consists of column and row interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect, which routes signals between LABs in the same row, and also routes signals from I/O pins to LABs. Additionally, the local interconnect routes signals between LEs in the same LAB and in adjacent LABs. The column interconnect routes signals between rows and routes signals from I/O pins to rows.


LEs 1 through 5 of an LAB drive the local interconnect to the right, while LEs 6 through 10 drive the local interconnect to the left. The DATA1 and DATA3 inputs of each LE are driven by the local interconnect to the left; DATA2 and DATA4 are driven by the local interconnect to the right. The local interconnect also routes signals from LEs to I/O pins. Figure 9 shows an overview of the FLEX 6000 interconnect architecture. LEs in the first and last columns have drivers on both sides so that all LEs in the LAB can drive I/O pins via the local interconnect.

Figure 9. FastTrack Interconnect Architecture



Note:


(1) For EPF6010A, EPF6016, and EPF6016A devices, n = 144 channels and m = 20 channels; for EPF6024A devices, n = 186 channels and m = 30 channels.



Notes:

- The global clock and clear distribution signals are shown for EPF6016 and EPF6016A devices. In EPF6010A devices, (1) LABs in rows B and C drive global signals. In EPF6024A devices, LABs in rows C and E drive global signals. The local interconnect from LABs C1 and D1 can drive two global control signals on the left side.
- (2)
- Global signals drive into every LAB as clock, asynchronous clear, preset, and data signals. (3)
- (4) The local interconnect from LABs C22 and D22 can drive two global control signals on the right side.





SameFrame Pin-Outs

3.3-V FLEX 6000 devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support an EPF6016A device in a 100-pin FineLine BGA package or an EPF6024A device in a 256-pin FineLine BGA package.

The Altera software packages provide support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software packages generate pin-outs describing how to lay out a board to take advantage of this migration (see Figure 15). Open-drain output pins on 5.0-V or 3.3-V FLEX 6000 devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 6000 devices with $V_{CCIO} = 3.3$ V or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pin does not have to be open-drain.

Power Sequencing & Hot-Socketing

Because FLEX 6000 family devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into 3.3-V FLEX 6000 devices before and during power up without damaging the device. Additionally, FLEX 6000 devices do not drive out during power up. Once operating conditions are reached, FLEX 6000 devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

1

All FLEX 6000 devices provide JTAG BST circuitry that comply with the IEEE Std. 1149.1-1990 specification. Table 8 shows JTAG instructions for FLEX 6000 devices. JTAG BST can be performed before or after configuration, but not during configuration (except when you disable JTAG support in user mode).

See *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)* for more information on JTAG BST circuitry.

Table 8. FLEX 6000 JTAG Instructions				
JTAG Instruction	Description			
SAMPLE/PRELOAD	Allows a snapshot of the signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.			
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test result at the input pins.			
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation.			

The instruction register length for FLEX 6000 devices is three bits. Table 9 shows the boundary-scan register length for FLEX 6000 devices.

Table 9. FLEX 6000 Device Boundary-Scan Register Length					
Device Boundary-Scan Register Length					
EPF6010A	522				
EPF6016	621				
EPF6016A	522				
EPF6024A	666				

FLEX 6000 devices include a weak pull-up on JTAG pins.

f See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information.

Figure 16 shows the timing requirements for the JTAG signals.

Figure 16. JTAG Waveforms




Table 10 shows the JTAG timing parameters and values for FLEX 6000 devices.

Table 1	Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings Note (1)							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V			
VI	DC input voltage		-2.0	5.75	V			
I _{OUT}	DC output current, per pin		-25	25	mA			
T _{STG}	Storage temperature	No bias	-65	150	°C			
T _{AMB}	Ambient temperature	Under bias	-65	135	°C			
ТJ	Junction temperature	PQFP, PLCC, and BGA packages		135	°C			

Table 1	Table 16. FLEX 6000 3.3-V Device Recommended Operating Conditions							
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V			
VI	Input voltage		-0.5	5.75	V			
Vo	Output voltage		0	V _{CCIO}	V			
ТJ	Operating temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t _R	Input rise time			40	ns			
t _F	Input fall time			40	ns			

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IH}	High-level input voltage		1.7		5.75	V
V _{IL}	Low-level input voltage		-0.5		0.8	V
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (7)$	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V _{CCIO} – 0.2			V
	2.5-V high-level output voltage	$I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (7)$	2.1			V
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	2.0			V
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	1.7			V
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V <i>(8)</i>			0.45	V
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(8)</i>			0.2	V
	2.5-V low-level output voltage	I _{OL} = 100 μA DC, V _{CCIO} = 2.30 V <i>(8)</i>			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (8)			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (8)			0.7	V
I _I	Input pin leakage current	$V_1 = 5.3 V$ to ground (8)	-10		10	μA
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = 5.3 V$ to ground (8)	-10		10	μA
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.5	5	mA

Table 18. FLEX 6000 3.3-V Device Capacitance Note (9)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C _{IN}	Input capacitance for I/O pin	V _{IN} = 0 V, f = 1.0 MHz		8	pF		
CINCLK	Input capacitance for dedicated input	V _{IN} = 0 V, f = 1.0 MHz		12	pF		
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF		


Notes to tables:

- 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
 (3) Numbers in parentheses are for industrial-temperature-range devices.
 (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
 (5) Typical values are for T_A = 25° C and V_{CC} = 3.3 V.
 (6) These values are specified under Table 16 on page 33.
 (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
 (8) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
 (9) Capacitance is cample-tested only.

(9) Capacitance is sample-tested only.

See the Operating Requirements for Altera Devices Data Sheet.
 The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.

Figure 18 shows the typical output drive characteristics of 5.0-V and 3.3-V FLEX 6000 devices with 5.0-V, 3.3-V, and 2.5-V V_{CCIO}. When V_{CCIO} = 5.0 V on EPF6016 devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 5.0-V operation. When V_{CCIO} = 3.3 V on the EPF6010A and EPF6016A devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 3.3-V operation.



Tables 19 through 21 describe the FLEX 6000 internal timing microparameters, which are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and timing analysis. Tables 22 and 23 describe FLEX 6000 external timing parameters.

Symbol	Parameter	Conditions					
t _{REG_TO_REG}	LUT delay for LE register feedback in carry chain						
t _{CASC_TO_REG}	Cascade-in to register delay						
t _{CARRY_} TO_REG	Carry-in to register delay						
t _{DATA_} TO_REG	LE input to register delay						
t _{CASC_TO_OUT}	Cascade-in to LE output delay						
t _{CARRY_} TO_OUT	Carry-in to LE output delay						
t _{DATA_TO_OUT}	LE input to LE output delay						
t _{REG_TO_OUT}	Register output to LE output delay						
t _{SU}	LE register setup time before clock; LE register recovery time after asynchronous clear						
t _H	LE register hold time after clock						
t _{CO}	LE register clock-to-output delay						
t _{CLR}	LE register clear delay						
t _C	LE register control signal delay						
t _{LD_CLR}	Synchronous load or clear delay in counter mode						
t _{CARRY_TO_CARRY}	Carry-in to carry-out delay						
t _{REG_TO_CARRY}	Register output to carry-out delay						
t _{DATA_TO_CARRY}	LE input to carry-out delay						
t _{CARRY_} TO_CASC	Carry-in to cascade-out delay						
t _{CASC_TO_CASC}	Cascade-in to cascade-out delay						
t _{REG_TO_CASC}	Register-out to cascade-out delay						
t _{DATA_TO_CASC}	LE input to cascade-out delay						
t _{CH}	LE register clock high time						
t _{CL}	LE register clock low time						
	•						

Symbol	Parameter	Conditions
t _{OD1}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = low voltage	C1 = 35 pF (3)
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)
t _{XZ}	Output buffer disable delay	C1 = 5 pF
t _{ZX1}	Output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)
t _{ZX2}	Output buffer enable delay, slow slew rate = off, V _{CCIO} = low voltage	C1 = 35 pF <i>(3)</i>
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)
t _{IOE}	Output enable control delay	
t _{IN}	Input pad and buffer to FastTrack Interconnect delay	
t _{IN_DELAY}	Input pad and buffer to FastTrack Interconnect delay with additional delay turned on	

Table 21. In	terconnect Timing Microparameters Note (1)	1	
Symbol	Parameter	Conditions	
t _{LOCAL}	LAB local interconnect delay		
t _{ROW}	Row interconnect routing delay	(5)	
t _{COL}	Column interconnect routing delay	(5)	
t _{DIN_D}	Dedicated input to LE data delay	(5)	
t _{DIN_C}	Dedicated input to LE control delay		
t _{LEGLOBAL}	LE output to LE control via internally-generated global signal delay	(5)	
t _{LABCARRY}	Routing delay for the carry-out of an LE driving the carry-in signal of a different LE in a different LAB		
t _{LABCASC}	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB		

Table 22. External Reference Timing Parameters				
Symbol	Parameter	Conditions		
t ₁	Register-to-register test pattern	(6)		
t _{DRR}	Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects	(7)		

Table 23. External Timing Parameters						
Symbol	Parameter	Conditions				
t _{INSU}	Setup time with global clock at LE register	(8)				
t _{INH}	Hold time with global clock at LE register	(8)				
t _{оитсо}	Clock-to-output delay with global clock with LE register using FastFLEX I/O pin	(8)				

Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements and cannot be measured explicitly.
- (2) Operating conditions: V_{CCIO} = 5.0 V ±5% for commercial use in 5.0-V FLEX 6000 devices. V_{CCIO} = 5.0 V ±10% for industrial use in 5.0-V FLEX 6000 devices. V_{CCIO} = 3.3 V ±10% for commercial or industrial use in 3.3-V FLEX 6000 devices.
 (3) Operating conditions:
- $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in 5.0-V FLEX 6000 devices. $V_{CCIO} = 2.5 \text{ V} \pm 0.2 \text{ V}$ for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (4) Operating conditions: $V_{CCIO} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
- (5) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (6) This timing parameter shows the delay of a register-to-register test pattern and is used to determine speed grades. There are 12 LEs, including source and destination registers. The row and column interconnects between the registers vary in length.
- (7) This timing parameter is shown for reference and is specified by characterization.
- (8) This timing parameter is specified by characterization.

Tables 24 through 28 show the timing information for EPF6010A and EPF6016A devices.

Parameter			Speed	Grade			Unit
	-	1	-	2	-	3	
	Min	Max	Min	Max	Min	Мах	
^t REG_TO_REG		1.2		1.3		1.7	ns
^t CASC_TO_REG		0.9		1.0		1.2	ns
^t CARRY_TO_REG		0.9		1.0		1.2	ns
^t DATA_TO_REG		1.1		1.2		1.5	ns
^t CASC_TO_OUT		1.3		1.4		1.8	ns
^t CARRY_TO_OUT		1.6		1.8		2.3	ns
^t DATA_TO_OUT		1.7		2.0		2.5	ns
^t REG_TO_OUT		0.4		0.4		0.5	ns
tsu	0.9		1.0		1.3		ns
t _H	1.4		1.7		2.1		ns

Parameter	Speed Grade					
	-2		-3			
	Min	Мах	Min	Мах		
t _{OD3}		4.7		5.2	ns	
t _{XZ}		2.3		2.8	ns	
t _{ZX1}		2.3		2.8	ns	
t _{ZX2}		4.6		5.1	ns	
t _{ZX3}		4.7		5.2	ns	
t _{IOE}		0.5		0.6	ns	
t _{IN}		3.3		4.0	ns	
t _{IN DELAY}		4.6		5.6	ns	

Parameter	Speed Grade					
	-2		-3			
	Min	Max	Min	Max		
t _{LOCAL}		0.8		1.0	ns	
t _{ROW}		2.9		3.3	ns	
t _{COL}		2.3		2.5	ns	
t _{DIN_D}		4.9		6.0	ns	
t _{DIN_C}		4.8		6.0	ns	
t _{LEGLOBAL}		3.1		3.9	ns	
t _{LABCARRY}		0.4		0.5	ns	
t _{LABCASC}		0.8		1.0	ns	

Parameter	Speed Grade				
	-2		-3		
	Min	Мах	Min	Мах	
		53.0		65.0	ns
R		16.0		20.0	ns

	i inning Falan	ileiers iur Ei	PF6024A Devi	;es			
Parameter			Speed C	Grade			Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.0 (1)		2.2 (1)		2.6 (1)		ns
t _{INH}	0.2 (2)		0.2 <i>(2)</i>		0.3 <i>(2)</i>		ns
t _{оитсо}	2.0	7.4	2.0	8.2	2.0	9.9	ns

Notes:

(1) Setup times are longer when the *Increase Input Delay* option is turned on. The setup time values are shown with the *Increase Input Delay* option turned off.

(2) Hold time is zero when the Increase Input Delay option is turned on.

Power Consumption

The supply power (P) for FLEX 6000 devices can be calculated with the following equations:

 $P = P_{INT} + P_{IO}$ $P = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$

Typical I_{CCSTANDBY} values are shown as I_{CC0} in the "FLEX 6000 Device DC Operating Conditions" table on pages 31 and 33 of this data sheet. The I_{CCACTIVE} value depends on the switching frequency and the application logic. This value is based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCACTIVE} value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

Where:

f _{MAX}	=	Maximum operating frequency in MHz
Ν	=	Total number of LEs used in a FLEX 6000 device
tog _{LC}	=	Average percentage of LEs toggling at each clock
		(typically 12.5%)
Κ	=	Constant, shown in Table 39

Table 39. K Constant Values	
Device	K Value
EPF6010A	14
EPF6016	88
EPF6016A	14
EPF6024A	14



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit_req@altera.com Altera, BitBlaster, ByteBlasterMV, FastFlex, FastTrack, FineLine BGA, FLEX, MasterBlaster, MAX+PLUS II, MegaCore, MultiVolt, OptiFLEX, Quartus, SameFrame, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, specifically: Verilog is a registered trademark of and Verilog-XL is a trademarks of Cadence Design Systems, Inc. DATA I/O is a registered trademark of Data I/O Corporation. HP is a registered trademark of Faemplar Logic, Inc. Pentium is a registered trademark of Intel Corporation. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. OrCAD is a registered trademark of OrCAD Systems, Corporation. SPARCstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the amplications of supervised mark to represent the service decrifted brain gene to a service of accordance with Altera's standard warranty.

of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Copyright $\ensuremath{\textcircled{O}}$ 2001 Altera Corporation. All rights reserved.

Altera Corporation

Printed on Recycled Paper.

52