



Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	132
Number of Logic Elements/Cells	1320
Total RAM Bits	-
Number of I/O	117
Number of Gates	16000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6016tc144-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### ...and More Features

- Powerful I/O pins
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Fast path from register to I/O pin for fast clock-to-output time
- Flexible interconnect
  - FastTrack<sup>®</sup> Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fanin logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state networks
  - Four low-skew global paths for clock, clear, preset, or logic signals
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800
- Flexible package options
  - Available in a variety of packages with 100 to 256 pins, including the innovative FineLine BGA<sup>TM</sup> packages (see Table 2)
  - SameFrame<sup>TM</sup> pin-compatibility (with other FLEX® 6000 devices) across device densities and pin counts
  - Thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and ball-grid array (BGA) packages (see Table 2)
  - Footprint- and pin-compatibility with other FLEX 6000 devices in the same package
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, the library of parameterized modules (LPM), Verilog HDL, VHDL, DesignWare components, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 2. F	Table 2. FLEX 6000 Package Options & I/O Pin Count							
Device	100-Pin TQFP	100-Pin FineLine BGA	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	256-Pin BGA	256-pin FineLine BGA	
EPF6010A	71		102					
EPF6016			117	171	199	204		
EPF6016A	81	81	117	171			171	
EPF6024A			117	171	199	218	219	

## General Description

The Altera® FLEX 6000 programmable logic device (PLD) family provides a low-cost alternative to high-volume gate array designs. FLEX 6000 devices are based on the OptiFLEX architecture, which minimizes die size while maintaining high performance and routability. The devices have reconfigurable SRAM elements, which give designers the flexibility to quickly change their designs during prototyping and design testing. Designers can also change functionality during operation via in-circuit reconfiguration.

FLEX 6000 devices are reprogrammable, and they are 100% tested prior to shipment. As a result, designers are not required to generate test vectors for fault coverage purposes, allowing them to focus on simulation and design verification. In addition, the designer does not need to manage inventories of different gate array designs. FLEX 6000 devices are configured on the board for the specific functionality required.

Table 3 shows FLEX 6000 performance for some common designs. All performance values shown were obtained using Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.


Application	LEs Used		Performance		
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	
16-bit loadable counter	16	172	153	133	MHz
16-bit accumulator	16	172	153	133	MHz
24-bit accumulator	24	136	123	108	MHz
16-to-1 multiplexer (pin-to-pin) (1)	10	12.1	13.4	16.6	ns
16 × 16 multiplier with a 4-stage pipeline	592	84	67	58	MHz

#### Note:

(1) This performance value is measured as a pin-to-pin delay.

The interleaved LAB structure—an innovative feature of the FLEX 6000 architecture—allows each LAB to drive two local interconnects. This feature minimizes the use of the FastTrack Interconnect, providing higher performance. An LAB can drive 20 LEs in adjacent LABs via the local interconnect, which maximizes fitting flexibility while minimizing die size. See Figure 2.

Figure 2. Logic Array Block



In most designs, the registers only use global clock and clear signals. However, in some cases, other clock or asynchronous clear signals are needed. In addition, counters may also have synchronous clear or load signals. In a design that uses non-global clock and clear signals, inputs from the first LE in an LAB are re-routed to drive the control signals for that LAB. See Figure 3.

### Cascade Chain

The cascade chain enables the FLEX 6000 architecture to implement very wide fan-in functions. Adjacent LUTs can be used to implement portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR gate (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.5 ns per LE. Cascade chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of cascade chains for the appropriate functions.


A cascade chain implementing an AND gate can use the register in the last LE; a cascade chain implementing an OR gate cannot use this register because of the inversion required to implement the OR gate.

Because the first LE of an LAB can generate control signals for that LAB, the first LE in each LAB is not included in cascade chains. Moreover, cascade chains longer than nine bits are automatically implemented by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row cascades to the second LE of the third LAB. The cascade chain does not cross the center of the row. For example, in an EPF6016 device, the cascade chain stops at the 11th LAB in a row and a new cascade chain begins at the 12th LAB.


Figure 6 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. In this example, functions of 4n variables are implemented with n LEs. The cascade chain requires 3.4 ns to decode a 16-bit address.


Figure 7. LE Operating Modes

### **Normal Mode**



### **Arithmetic Mode**





### Notes:

- (1) The register feedback multiplexer is available on LE 2 of each LAB.
- (2) The data1 and data2 input signals can supply a clock enable, up or down control, or register feedback signals for all LEs other than the second LE in an LAB.
- (3) The LAB-wide synchronous clear and LAB-wide synchronous load affect all registers in an LAB.

### **Normal Mode**

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The Altera software automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal.

### Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 7, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

The Altera software implements logic functions to use the arithmetic mode automatically where appropriate; the designer does not have to decide how the carry chain will be used.

### **Counter Mode**

The counter mode offers counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in a LAB use counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. In addition, the Altera software automatically places registers that are not in the counter into other LABs.

The counter mode uses two 3-input LUTs: one generates the counter data and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load will override any signal carried on the cascade chain. The synchronous clear overrides the synchronous load.

The FastTrack Interconnect consists of column and row interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect, which routes signals between LABs in the same row, and also routes signals from I/O pins to LABs. Additionally, the local interconnect routes signals between LEs in the same LAB and in adjacent LABs. The column interconnect routes signals between rows and routes signals from I/O pins to rows.

LEs 1 through 5 of an LAB drive the local interconnect to the right, while LEs 6 through 10 drive the local interconnect to the left. The DATA1 and DATA3 inputs of each LE are driven by the local interconnect to the left; DATA2 and DATA4 are driven by the local interconnect to the right. The local interconnect also routes signals from LEs to I/O pins. Figure 9 shows an overview of the FLEX 6000 interconnect architecture. LEs in the first and last columns have drivers on both sides so that all LEs in the LAB can drive I/O pins via the local interconnect.




Figure 9. FastTrack Interconnect Architecture

### Note:

(1) For EPF6010A, EPF6016, and EPF6016A devices, *n* = 144 channels and *m* = 20 channels; for EPF6024A devices, *n* = 186 channels and *m* = 30 channels.

Each IOE can drive two column interconnect channels. Each IOE data and OE signal is driven to a local interconnect. IOE IOE FastFLEX I/O: An LE can drive a pin through a local interconnect for faster clock-to-output times. LAB Any LE can drive a pin through the row Column Interconnect and local interconnect. Row Interconnect

Figure 14. IOE Connection to Column Interconnect

## SameFrame Pin-Outs

3.3-V FLEX 6000 devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support an EPF6016A device in a 100-pin FineLine BGA package or an EPF6024A device in a 256-pin FineLine BGA package.

The Altera software packages provide support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software packages generate pin-outs describing how to lay out a board to take advantage of this migration (see Figure 15).

Open-drain output pins on 5.0-V or 3.3-V FLEX 6000 devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{\rm IH}$  of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{\rm OL}$  current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 6000 devices with  $V_{CCIO}$  = 3.3 V or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pin does not have to be open-drain.

### **Power Sequencing & Hot-Socketing**

Because FLEX 6000 family devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $\rm V_{CCIO}$  and  $\rm V_{CCINT}$  power planes can be powered in any order.

Signals can be driven into 3.3-V FLEX 6000 devices before and during power up without damaging the device. Additionally, FLEX 6000 devices do not drive out during power up. Once operating conditions are reached, FLEX 6000 devices operate as specified by the user.

## IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 6000 devices provide JTAG BST circuitry that comply with the IEEE Std. 1149.1-1990 specification. Table 8 shows JTAG instructions for FLEX 6000 devices. JTAG BST can be performed before or after configuration, but not during configuration (except when you disable JTAG support in user mode).

See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG BST circuitry.

Table 8. FLEX 6000	Table 8. FLEX 6000 JTAG Instructions					
JTAG Instruction	Description					
SAMPLE/PRELOAD	Allows a snapshot of the signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.					
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test result at the input pins.					
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation.					


Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	100		ns
t <sub>JCH</sub>	TCK clock high time	50		ns
t <sub>JCL</sub>	TCK clock low time	50		ns
t <sub>JPSU</sub>	JTAG port setup time	20		ns
t <sub>JPH</sub>	JTAG port hold time	45		ns
t <sub>JPCO</sub>	JTAG port clock-to-output		25	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns
t <sub>JSSU</sub>	Capture register setup time	20		ns
t <sub>JSH</sub>	Capture register hold time	45		ns
t <sub>JSCO</sub>	Update register clock-to-output		35	ns
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns

### **Generic Testing**

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 6000 devices are made under conditions equivalent to those shown in Figure 17. Multiple test patterns can be used to configure devices during all stages of the production flow.

### Figure 17. AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers without parentheses are for 5.0-V devices or outputs. Numbers in parentheses are for 3.3-V devices or outputs. Numbers in brackets are for 2.5-V devices or outputs.



# Operating Conditions

Tables 11 through 18 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V and 3.3-V FLEX 6000 devices.

Table 1	Table 11. FLEX 6000 5.0-V Device Absolute Maximum Ratings Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-2.0	7.0	٧		
VI	DC input voltage		-2.0	7.0	V		
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA		
T <sub>STG</sub>	Storage temperature	No bias	-65	150	° C		
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	° C		
TJ	Junction temperature	PQFP, TQFP, and BGA packages		135	° C		

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V <sub>I</sub>	Input voltage		-0.5	V <sub>CCINT</sub> + 0.5	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
TJ	Operating temperature	For commercial use	0	85	° C
		For industrial use	-40	100	° C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

Table 1	Table 13. FLEX 6000 5.0-V Device DC Operating Conditions Notes (5), (6)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>CCINT</sub> + 0.5	٧		
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8	V		
V <sub>OH</sub>	5.0-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V } (7)$	2.4			٧		
	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	2.4			٧		
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V <sub>CCIO</sub> - 0.2		0.45	٧		
V <sub>OL</sub>	5.0-V low-level TTL output voltage	I <sub>OL</sub> = 8 mA DC, V <sub>CCIO</sub> = 4.75 V (8)			0.45	٧		
	3.3-V low-level TTL output voltage	$I_{OL}$ = 8 mA DC, $V_{CCIO}$ = 3.00 V (8)			0.45	٧		
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (8)$			0.2	٧		
I <sub>I</sub>	Input pin leakage current	V <sub>I</sub> = V <sub>CC</sub> or ground (8)	-10		10	μΑ		
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	V <sub>O</sub> = V <sub>CC</sub> or ground (8)	-40		40	μΑ		
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load		0.5	5	mA		

Table 1	Table 14. FLEX 6000 5.0-V Device CapacitanceNote (9)					
Symbol	Parameter	Conditions	Min	Max	Unit	
C <sub>IN</sub>	Input capacitance for I/O pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF	
C <sub>INCLK</sub>	Input capacitance for dedicated input	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF	
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF	

### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.

- (4) Maximum V<sub>CC</sub> rise time to 100 ms. V<sub>CC</sub> must rise monotonically.
   (5) Typical values are for T<sub>A</sub> = 25° C and V<sub>CC</sub> = 5.0 V.
   (6) These values are specified under the FLEX 6000 Recommended Operating Conditions shown in Table 12 on page 31. The  $I_{\mathrm{OH}}$  parameter refers to high-level TTL or CMOS output current.
- (8) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) Capacitance is sample-tested only.

Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-0.5	4.6	V	
V <sub>I</sub>	DC input voltage		-2.0	5.75	٧	
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA	
T <sub>STG</sub>	Storage temperature	No bias	-65	150	° C	
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	° C	
T <sub>J</sub>	Junction temperature	PQFP, PLCC, and BGA packages		135	° C	

Table 1	Table 16. FLEX 6000 3.3-V Device Recommended Operating Conditions						
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V		
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V		
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V		
VI	Input voltage		-0.5	5.75	٧		
Vo	Output voltage		0	V <sub>CCIO</sub>	V		
$T_J$	Operating temperature	For commercial use	0	85	° C		
		For industrial use	-40	100	° C		
t <sub>R</sub>	Input rise time			40	ns		
t <sub>F</sub>	Input fall time			40	ns		

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	High-level input voltage		1.7		5.75	٧
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8	٧
V <sub>OH</sub>	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V <sub>CCIO</sub> - 0.2			V
	2.5-V high-level output voltage	$I_{OH} = -100 \mu A DC, V_{CCIO} = 2.30 V (7)$	2.1			٧
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.30 V (7)	2.0			٧
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	1.7			V
V <sub>OL</sub>	3.3-V low-level TTL output voltage	$I_{OL} = 8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (8)$			0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (8)$			0.2	V
	2.5-V low-level output voltage	I <sub>OL</sub> = 100 μA DC, V <sub>CCIO</sub> = 2.30 V (8)			0.2	٧
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (8)			0.4	٧
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (8)			0.7	V
I <sub>I</sub>	Input pin leakage current	V <sub>I</sub> = 5.3 V to ground (8)	-10		10	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_O = 5.3 \text{ V to ground } (8)$	-10		10	μΑ
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load		0.5	5	mA

Table 1	Table 18. FLEX 6000 3.3-V Device CapacitanceNote (9)						
Symbol	Parameter	Conditions	Min	Max	Unit		
C <sub>IN</sub>	Input capacitance for I/O pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF		
C <sub>INCLK</sub>	Input capacitance for dedicated input	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF		
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF		

### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.

- (4) Maximum V<sub>CC</sub> rise time is 100 ms. V<sub>CC</sub> must rise monotonically.
   (5) Typical values are for T<sub>A</sub> = 25° C and V<sub>CC</sub> = 3.3 V.
   (6) These values are specified under Table 16 on page 33.
   (7) The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current.
- (8) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) Capacitance is sample-tested only.

Tables 29 through 33 show the timing information for EPF6016 devices.

Parameter	Speed Grade					
	-2		-3		1	
	Min	Max	Min	Max		
t <sub>REG_TO_REG</sub>		2.2		2.8	ns	
t <sub>CASC_TO_REG</sub>		0.9		1.2	ns	
t <sub>CARRY_TO_REG</sub>		1.6		2.1	ns	
t <sub>DATA_TO_REG</sub>		2.4		3.0	ns	
t <sub>CASC_TO_OUT</sub>		1.3		1.7	ns	
t <sub>CARRY_TO_OUT</sub>		2.4		3.0	ns	
t <sub>DATA_TO_OUT</sub>		2.7		3.4	ns	
t <sub>REG_TO_OUT</sub>		0.3		0.5	ns	
$t_{SU}$	1.1		1.6		ns	
t <sub>H</sub>	1.8		2.3		ns	
$t_{CO}$		0.3		0.4	ns	
t <sub>CLR</sub>		0.5		0.6	ns	
$t_C$		1.2		1.5	ns	
t <sub>LD_CLR</sub>		1.2		1.5	ns	
t <sub>CARRY_TO_CARRY</sub>		0.2		0.4	ns	
t <sub>REG_TO_CARRY</sub>		0.8		1.1	ns	
t <sub>DATA_TO_CARRY</sub>		1.7		2.2	ns	
t <sub>CARRY_TO_CASC</sub>		1.7		2.2	ns	
t <sub>CASC_TO_CASC</sub>		0.9		1.2	ns	
t <sub>REG_TO_CASC</sub>		1.6		2.0	ns	
t <sub>DATA_TO_CASC</sub>		1.7		2.1	ns	
t <sub>CH</sub>	4.0		4.0		ns	
$t_{CL}$	4.0		4.0		ns	

Parameter	Speed Grade				
	-2		-3		
	Min	Max	Min	Max	
t <sub>OD1</sub>		2.3		2.8	ns
t <sub>OD2</sub>		4.6		5.1	ns

Parameter		Speed	Grade		Unit
	-2		-3		
	Min	Max	Min	Max	
OD3		4.7		5.2	ns
XZ		2.3		2.8	ns
ZX1		2.3		2.8	ns
ZX2		4.6		5.1	ns
ZX3		4.7		5.2	ns
IOE		0.5		0.6	ns
<sup>t</sup> in		3.3		4.0	ns
t <sub>IN DELAY</sub>		4.6		5.6	ns

Parameter	Speed Grade					
	-2		-3			
	Min	Max	Min	Max		
t <sub>LOCAL</sub>		0.8		1.0	ns	
t <sub>ROW</sub>		2.9		3.3	ns	
t <sub>COL</sub>		2.3		2.5	ns	
t <sub>DIN_D</sub>		4.9		6.0	ns	
t <sub>DIN_C</sub>		4.8		6.0	ns	
t <sub>LEGLOBAL</sub>		3.1		3.9	ns	
t <sub>LABCARRY</sub>		0.4		0.5	ns	
t <sub>LABCASC</sub>		0.8		1.0	ns	

Table 32. External Reference Timing Parameters for EPF6016 Devices						
Parameter		Speed Grade				
	-2					
	Min	Max	Min	Max		
t <sub>1</sub>		53.0		65.0	ns	
t <sub>DRR</sub>		16.0		20.0	ns	

Table 33. External Timing Parameters for EPF6016 Devices						
Parameter		Speed Grade				
	-2 -3					
	Min	Max	Min	Max		
t <sub>INSU</sub>	3.2		4.1		ns	
t <sub>INH</sub>	0.0		0.0		ns	
t <sub>оитсо</sub>	2.0	7.9	2.0	9.9	ns	

Tables 34 through 38 show the timing information for EPF6024A devices.

Parameter	Speed Grade							
	-1		-2		-3		1	
	Min	Max	Min	Max	Min	Max		
t <sub>REG_TO_REG</sub>		1.2		1.3		1.6	ns	
t <sub>CASC_TO_REG</sub>		0.7		0.8		1.0	ns	
t <sub>CARRY_TO_REG</sub>		1.6		1.8		2.2	ns	
t <sub>DATA_TO_REG</sub>		1.3		1.4		1.7	ns	
t <sub>CASC_TO_OUT</sub>		1.2		1.3		1.6	ns	
t <sub>CARRY_TO_OUT</sub>		2.0		2.2		2.6	ns	
t <sub>DATA_TO_OUT</sub>		1.8		2.1		2.6	ns	
t <sub>REG_TO_OUT</sub>		0.3		0.3		0.4	ns	
t <sub>SU</sub>	0.9		1.0		1.2		ns	
t <sub>H</sub>	1.3		1.4		1.7		ns	
$t_{CO}$		0.2		0.3		0.3	ns	
t <sub>CLR</sub>		0.3		0.3		0.4	ns	
$t_C$		1.9		2.1		2.5	ns	
t <sub>LD_CLR</sub>		1.9		2.1		2.5	ns	
t <sub>CARRY_TO_CARRY</sub>		0.2		0.2		0.3	ns	
t <sub>REG_TO_CARRY</sub>		1.4		1.6		1.9	ns	
t <sub>DATA_TO_CARRY</sub>		1.3	_	1.4		1.7	ns	
t <sub>CARRY_TO_CASC</sub>		1.1		1.2		1.4	ns	
t <sub>CASC_TO_CASC</sub>		0.7		0.8		1.0	ns	
t <sub>REG_TO_CASC</sub>		1.4		1.6		1.9	ns	
t <sub>DATA_TO_CASC</sub>		1.0		1.1		1.3	ns	
t <sub>CH</sub>	2.5		3.0		3.5		ns	
t <sub>CL</sub>	2.5		3.0		3.5		ns	

Table 38. External Timing Parameters for EPF6024A Devices							
Parameter			Speed 0	irade			Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	2.0 (1)		2.2 (1)		2.6 (1)		ns
t <sub>INH</sub>	0.2 (2)		0.2 (2)		0.3 (2)		ns
t <sub>outco</sub>	2.0	7.4	2.0	8.2	2.0	9.9	ns

#### Notes:

- (1) Setup times are longer when the *Increase Input Delay* option is turned on. The setup time values are shown with the *Increase Input Delay* option turned off.
- (2) Hold time is zero when the *Increase Input Delay* option is turned on.

## Power Consumption

The supply power (P) for FLEX 6000 devices can be calculated with the following equations:

$$\begin{array}{ll} P &=& P_{INT} + P_{IO} \\ P &=& (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO} \end{array}$$

Typical  $I_{CCSTANDBY}$  values are shown as  $I_{CC0}$  in the "FLEX 6000 Device DC Operating Conditions" table on pages 31 and 33 of this data sheet. The  $I_{CCACTIVE}$  value depends on the switching frequency and the application logic. This value is based on the amount of current that each LE typically consumes. The  $P_{IO}$  value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.

The I<sub>CCACTIVE</sub> value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

Where:

 $f_{MAX}$  = Maximum operating frequency in MHz

N = Total number of LEs used in a FLEX 6000 device  $tog_{LC}$  = Average percentage of LEs toggling at each clock

(typically 12.5%)

K = Constant, shown in Table 39

Table 39. K Constant Values					
Device	K Value				
EPF6010A	14				
EPF6016	88				
EPF6016A	14				
EPF6024A	14				




Figure 20. I<sub>CCACTIVE</sub> vs. Operating Frequency

### Device Configuration & Operation

The FLEX 6000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

See Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices) for detailed information on configuring FLEX 6000 devices, including sample schematics, timing diagrams, configuration options, pins names, and timing parameters.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit\_req@altera.com Altera, BitBlaster, ByteBlasterMV, FastFlex, FastTrack, FineLine BGA, FLEX, MasterBlaster, MAX+PLUS II, MegaCore, MultiVolt, OptiFLEX, Quartus, SameFrame, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, specifically: Verilog is a registered trademark of and Verilog-XL is a trademarks of Cadence Design Systems, Inc. DATA I/O is a registered trademark of Data I/O Corporation. HP is a registered trademark of Hewlett-Packard Company. Exemplar Logic is a registered trademark of Exemplar Logic, Inc. Pentium is a registered trademark of Intel Corporation. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. OrCAD is a registered trademark of OrCAD Systems, Corporation. SPARCstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark on DesignTime, HDL Compiler, and DesignWare are trademarks of Synopsys is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out

services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Copyright © 2001 Altera Corporation. All rights reserved.

Altera Corporation



52