



Welcome to **E-XFL.COM** 

### Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	132
Number of Logic Elements/Cells	1320
Total RAM Bits	-
Number of I/O	117
Number of Gates	16000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6016ti144-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### ...and More Features

- Powerful I/O pins
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Fast path from register to I/O pin for fast clock-to-output time
- Flexible interconnect
  - FastTrack<sup>®</sup> Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fanin logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state networks
  - Four low-skew global paths for clock, clear, preset, or logic signals
- Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800
- Flexible package options
  - Available in a variety of packages with 100 to 256 pins, including the innovative FineLine BGA<sup>TM</sup> packages (see Table 2)
  - SameFrame<sup>TM</sup> pin-compatibility (with other FLEX® 6000 devices) across device densities and pin counts
  - Thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and ball-grid array (BGA) packages (see Table 2)
  - Footprint- and pin-compatibility with other FLEX 6000 devices in the same package
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, the library of parameterized modules (LPM), Verilog HDL, VHDL, DesignWare components, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

Table 2. F	Table 2. FLEX 6000 Package Options & I/O Pin Count									
Device	100-Pin TQFP	100-Pin FineLine BGA	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	256-Pin BGA	256-pin FineLine BGA			
EPF6010A	71		102							
EPF6016			117	171	199	204				
EPF6016A	81	81	117	171			171			
EPF6024A			117	171	199	218	219			

## General Description

The Altera® FLEX 6000 programmable logic device (PLD) family provides a low-cost alternative to high-volume gate array designs. FLEX 6000 devices are based on the OptiFLEX architecture, which minimizes die size while maintaining high performance and routability. The devices have reconfigurable SRAM elements, which give designers the flexibility to quickly change their designs during prototyping and design testing. Designers can also change functionality during operation via in-circuit reconfiguration.

FLEX 6000 devices are reprogrammable, and they are 100% tested prior to shipment. As a result, designers are not required to generate test vectors for fault coverage purposes, allowing them to focus on simulation and design verification. In addition, the designer does not need to manage inventories of different gate array designs. FLEX 6000 devices are configured on the board for the specific functionality required.


Table 3 shows FLEX 6000 performance for some common designs. All performance values shown were obtained using Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Application	LEs Used		Units		
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	
16-bit loadable counter	16	172	153	133	MHz
16-bit accumulator	16	172	153	133	MHz
24-bit accumulator	24	136	123	108	MHz
16-to-1 multiplexer (pin-to-pin) (1)	10	12.1	13.4	16.6	ns
16 × 16 multiplier with a 4-stage pipeline	592	84	67	58	MHz

#### Note:

(1) This performance value is measured as a pin-to-pin delay.


Figure 3. LAB Control Signals



#### **Logic Element**

An LE, the smallest unit of logic in the FLEX 6000 architecture, has a compact size that provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. An LE contains a programmable flipflop, carry and cascade chains. Additionally, each LE drives both the local and the FastTrack Interconnect. See Figure 4.

Figure 4. Logic Element



The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock and clear control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the outputs of the LE. The LE output can drive both the local interconnect and the FastTrack Interconnect.

The FLEX 6000 architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equivalent comparators with minimum delay. Carry and cascade chains connect LEs 2 through 10 in an LAB and all LABs in the same half of the row. Because extensive use of carry and cascade chains can reduce routing flexibility, these chains should be limited to speed-critical portions of a design.




Figure 5. Carry Chain Operation

#### Cascade Chain

The cascade chain enables the FLEX 6000 architecture to implement very wide fan-in functions. Adjacent LUTs can be used to implement portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR gate (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.5 ns per LE. Cascade chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of cascade chains for the appropriate functions.

A cascade chain implementing an AND gate can use the register in the last LE; a cascade chain implementing an OR gate cannot use this register because of the inversion required to implement the OR gate.

Because the first LE of an LAB can generate control signals for that LAB, the first LE in each LAB is not included in cascade chains. Moreover, cascade chains longer than nine bits are automatically implemented by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row cascades to the second LE of the third LAB. The cascade chain does not cross the center of the row. For example, in an EPF6016 device, the cascade chain stops at the 11th LAB in a row and a new cascade chain begins at the 12th LAB.

Figure 6 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. In this example, functions of 4n variables are implemented with n LEs. The cascade chain requires 3.4 ns to decode a 16-bit address.

Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.

#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

#### Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and preset functions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).

A row channel can be driven by an LE or by one of two column channels. These three signals feed a 3-to-1 multiplexer that connects to six specific row channels. Row channels drive into the local interconnect via multiplexers.

Each column of LABs is served by a dedicated column interconnect. The LEs in an LAB can drive the column interconnect. The LEs in an LAB, a column IOE, or a row interconnect can drive the column interconnect. The column interconnect can then drive another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect must be routed to the row interconnect before it can enter an LAB.

Each LE has a FastTrack Interconnect output and a local output. The FastTrack interconnect output can drive six row and two column lines directly; the local output drives the local interconnect. Each local interconnect channel driven by an LE can drive four row and two column channels. This feature provides additional flexibility, because each LE can drive any of ten row lines and four column lines.

In addition, LEs can drive global control signals. This feature is useful for distributing internally generated clock, asynchronous clear, and asynchronous preset signals. A pin-driven global signal can also drive data signals, which is useful for high-fan-out data signals.

Each LAB drives two groups of local interconnects, which allows an LE to drive two LABs, or 20 LEs, via the local interconnect. The row-to-local multiplexers are used more efficiently, because the multiplexers can now drive two LABs. Figure 10 shows how an LAB connects to row and column interconnects.

Each LE FastTrack Interconnect output can drive six row channels. Each local channel driven by an LE can Each LE output signal driving drive two column the FastTrack Interconnect can channels. drive two column channels. At each intersection, four row channels can Row drive column channels. Interconnect Each local channel driven by an LE can drive four row channels. Row interconnect drives the local interconnect. From Adjacent Local Interconnect Local Interconnect Column Interconnect Any column channel can drive six row channels.

An LE can be driven by any signal from two local interconnect areas.

Figure 10. LAB Connections to Row & Column Interconnects

For improved routability, the row interconnect consists of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-length channel, which saves the other half of the channel for the other half of the row. One-third of the row channels are half-length channels.




Figure 11. Global Clock & Clear Distribution Note (1)

#### Notes:

- The global clock and clear distribution signals are shown for EPF6016 and EPF6016A devices. In EPF6010A devices, LABs in rows B and C drive global signals. In EPF6024A devices, LABs in rows C and E drive global signals. The local interconnect from LABs C1 and D1 can drive two global control signals on the left side.
- (2)
- Global signals drive into every LAB as clock, asynchronous clear, preset, and data signals. (3)
- The local interconnect from LABs C22 and D22 can drive two global control signals on the right side.

#### I/O Elements

An IOE contains a bidirectional I/O buffer and a tri-state buffer. IOEs can be used as input, output, or bidirectional pins. An IOE receives its data signals from the adjacent local interconnect, which can be driven by a row or column interconnect (allowing any LE in the device to drive the IOE) or by an adjacent LE (allowing fast clock-to-output delays). A FastFLEX<sup>TM</sup> I/O pin is a row or column output pin that receives its data signals from the adjacent local interconnect driven by an adjacent LE. The IOE receives its output enable signal through the same path, allowing individual output enables for every pin and permitting emulation of open-drain buffers. The Altera Compiler uses programmable inversion to invert the data or output enable signals automatically where appropriate. Open-drain emulation is provided by driving the data input low and toggling the OE of each IOE. This emulation is possible because there is one OE per pin.

A chip-wide output enable feature allows the designer to disable all pins of the device by asserting one pin (DEV\_OE). This feature is useful during board debugging or testing.

Figure 12 shows the IOE block diagram.

To Row or Column Interconnect

Chip-Wide Output Enable

From LAB Local Interconnect

Slew-Rate
Control

Figure 12. IOE Block Diagram

Each IOE drives a row or column interconnect when used as an input or bidirectional pin. A row IOE can drive up to six row lines; a column IOE can drive up to two column lines. The input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time. Figure 13 shows how an IOE connects to a row interconnect, and Figure 14 shows how an IOE connects to a column interconnect.




Figure 13. IOE Connection to Row Interconnect

Figure 15. SameFrame Pin-Out Example




Table 6 lists the 3.3-V FLEX 6000 devices with the Same Frame pin-out feature.

Table 6. 3.3-V FLEX 6000 Devices with SameFrame Pin-Outs						
Device	256-Pin FineLine BGA					
EPF6016A	V	V				
EPF6024A		V				

# Output Configuration

This section discusses slew-rate control, the MultiVolt I/O interface, power sequencing, and hot-socketing for FLEX 6000 devices.

#### **Slew-Rate Control**

The output buffer in each IOE has an adjustable output slew-rate that can be configured for low-noise or high-speed performance. A slower slew-rate reduces system noise and adds a maximum delay of 6.8 ns. The fast slew-rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew-rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slew-rate setting affects only the falling edge of the output.

The instruction register length for FLEX 6000 devices is three bits. Table 9 shows the boundary-scan register length for FLEX 6000 devices.

Table 9. FLEX 6000 Device Boundary-Scan Register Length						
Device Boundary-Scan Register Lengtl						
EPF6010A	522					
EPF6016	621					
EPF6016A	522					
EPF6024A	666					

FLEX 6000 devices include a weak pull-up on JTAG pins.

See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information.

Figure 16 shows the timing requirements for the JTAG signals.





Table 10 shows the JTAG timing parameters and values for FLEX 6000 devices.

Figure 19. FLEX 6000 Timing Model



Parameter	Speed Grade							
	-1		-2		-3		1	
	Min	Max	Min	Max	Min	Max		
t <sub>co</sub>		0.3		0.4		0.4	ns	
t <sub>CLR</sub>		0.4		0.4		0.5	ns	
t <sub>C</sub>		1.8		2.1		2.6	ns	
t <sub>LD_CLR</sub>		1.8		2.1		2.6	ns	
tCARRY_TO_CARRY		0.1		0.1		0.1	ns	
tREG_TO_CARRY		1.6		1.9		2.3	ns	
tDATA_TO_CARRY		2.1		2.5		3.0	ns	
tCARRY_TO_CASC		1.0		1.1		1.4	ns	
tcasc_to_casc		0.5		0.6		0.7	ns	
tREG_TO_CASC		1.4		1.7		2.1	ns	
t <sub>DATA_TO_CASC</sub>		1.1		1.2		1.5	ns	
<sup>t</sup> ch	2.5		3.0		3.5		ns	
<sup>t</sup> CL	2.5		3.0		3.5		ns	

Parameter	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>OD1</sub>		1.9		2.2		2.7	ns	
t <sub>OD2</sub>		4.1		4.8		5.8	ns	
t <sub>OD3</sub>		5.8		6.8		8.3	ns	
$t_{XZ}$		1.4		1.7		2.1	ns	
t <sub>XZ1</sub>		1.4		1.7		2.1	ns	
t <sub>XZ2</sub>		3.6		4.3		5.2	ns	
t <sub>XZ3</sub>		5.3		6.3		7.7	ns	
t <sub>IOE</sub>		0.5		0.6		0.7	ns	
t <sub>IN</sub>		3.6		4.1		5.1	ns	
tin delay		4.8		5.4		6.7	ns	

Tables 29 through 33 show the timing information for EPF6016 devices.

Parameter	Speed Grade						
	-	2	=	<u> </u>			
	Min	Max	Min	Max			
t <sub>REG_TO_REG</sub>		2.2		2.8	ns		
t <sub>CASC_TO_REG</sub>		0.9		1.2	ns		
t <sub>CARRY_TO_REG</sub>		1.6		2.1	ns		
t <sub>DATA_TO_REG</sub>		2.4		3.0	ns		
t <sub>CASC_TO_OUT</sub>		1.3		1.7	ns		
t <sub>CARRY_TO_OUT</sub>		2.4		3.0	ns		
t <sub>DATA_TO_OUT</sub>		2.7		3.4	ns		
t <sub>REG_TO_OUT</sub>		0.3		0.5	ns		
t <sub>SU</sub>	1.1		1.6		ns		
t <sub>H</sub>	1.8		2.3		ns		
$t_{CO}$		0.3		0.4	ns		
t <sub>CLR</sub>		0.5		0.6	ns		
$t_C$		1.2		1.5	ns		
t <sub>LD_CLR</sub>		1.2		1.5	ns		
t <sub>CARRY_TO_CARRY</sub>		0.2		0.4	ns		
t <sub>REG_TO_CARRY</sub>		0.8		1.1	ns		
t <sub>DATA_TO_CARRY</sub>		1.7		2.2	ns		
t <sub>CARRY_TO_CASC</sub>		1.7		2.2	ns		
t <sub>CASC_TO_CASC</sub>		0.9		1.2	ns		
t <sub>REG_TO_CASC</sub>		1.6		2.0	ns		
t <sub>DATA_TO_CASC</sub>		1.7		2.1	ns		
t <sub>CH</sub>	4.0		4.0		ns		
t <sub>CL</sub>	4.0		4.0		ns		

Parameter	Speed Grade					
	-	2	-			
	Min	Max	Min	Max	1	
t <sub>OD1</sub>		2.3		2.8	ns	
t <sub>OD2</sub>		4.6		5.1	ns	

Parameter	Speed Grade						
	-	2	-	3			
	Min	Max	Min	Max			
OD3		4.7		5.2	ns		
XZ		2.3		2.8	ns		
ZX1		2.3		2.8	ns		
ZX2		4.6		5.1	ns		
ZX3		4.7		5.2	ns		
IOE		0.5		0.6	ns		
<sup>t</sup> in		3.3		4.0	ns		
t <sub>IN DELAY</sub>		4.6		5.6	ns		

Parameter	Speed Grade						
	-	2	-	3			
	Min	Max	Min	Max			
t <sub>LOCAL</sub>		0.8		1.0	ns		
t <sub>ROW</sub>		2.9		3.3	ns		
t <sub>COL</sub>		2.3		2.5	ns		
t <sub>DIN_D</sub>		4.9		6.0	ns		
t <sub>DIN_C</sub>		4.8		6.0	ns		
t <sub>LEGLOBAL</sub>		3.1		3.9	ns		
t <sub>LABCARRY</sub>		0.4		0.5	ns		
t <sub>LABCASC</sub>		0.8		1.0	ns		

Table 32. External Reference Timing Parameters for EPF6016 Devices							
Parameter		Unit					
		-2 -3					
	Min	Max	Min	Max			
t <sub>1</sub>		53.0		65.0	ns		
t <sub>DRR</sub>		16.0		20.0	ns		

This calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations shown above) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 20 shows the relationship between the current and operating frequency for EPF6010A, EPF6016, EPF6016A, and EPF6024A devices.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit\_req@altera.com Altera, BitBlaster, ByteBlasterMV, FastFlex, FastTrack, FineLine BGA, FLEX, MasterBlaster, MAX+PLUS II, MegaCore, MultiVolt, OptiFLEX, Quartus, SameFrame, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, specifically: Verilog is a registered trademark of and Verilog-XL is a trademarks of Cadence Design Systems, Inc. DATA I/O is a registered trademark of Data I/O Corporation. HP is a registered trademark of Hewlett-Packard Company. Exemplar Logic is a registered trademark of Exemplar Logic, Inc. Pentium is a registered trademark of Intel Corporation. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. OrCAD is a registered trademark of OrCAD Systems, Corporation. SPARCstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of Orcademark of Synopsys is a registered trademark and DesignTime, HDL Compiler, and DesignWare are trademarks of Synopsys, Inc. VeriBest is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out

services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Copyright © 2001 Altera Corporation. All rights reserved.

Altera Corporation



52