E·XFL

Intel - EPF6024ABC256-2N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	196
Number of Logic Elements/Cells	1960
Total RAM Bits	-
Number of I/O	218
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BBGA
Supplier Device Package	256-BGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6024abc256-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Functional Description	The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs). Each LE includes a 4-input look-up table (LUT), which can implement any 4-input function, a register, and dedicated paths for carry and cascade chain functions. Because each LE contains a register, a design can be easily pipelined without consuming more LEs. The specified gate count for FLEX 6000 devices includes all LUTs and registers.
	LEs are combined into groups called logic array blocks (LABs); each LAB contains 10 LEs. The Altera software automatically places related LEs into the same LAB, minimizing the number of required interconnects. Each LAB can implement a medium-sized block of logic, such as a counter or multiplexer.
	Signal interconnections within FLEX 6000 devices—and to and from device pins—are provided via the routing structure of the FastTrack Interconnect. The routing structure is a series of fast, continuous row and column channels that run the entire length and width of the device. Any LE or pin can feed or be fed by any other LE or pin via the FastTrack Interconnect. See "FastTrack Interconnect" on page 17 of this data sheet for more information.
	Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer. Each IOE is placed next to an LAB, where it can be driven by the local interconnect of that LAB. This feature allows fast clock-to-output times of less than 8 ns when a pin is driven by any of the 10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and column interconnect. I/O pins can drive the LE registers via the row and column interconnect, providing setup times as low as 2 ns and hold times of 0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, and tri-state buffers.
	Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture. Each group of ten LEs is combined into an LAB, and the LABs are arranged into rows and columns. The LABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each FastTrack Interconnect row and column.



FLEX 6000 devices provide four dedicated, global inputs that drive the control inputs of the flipflops to ensure efficient distribution of high-speed, low-skew control signals. These inputs use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect. These inputs can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device. The dedicated global routing structure is built into the device, eliminating the need to create a clock tree.

Logic Array Block

An LAB consists of ten LEs, their associated carry and cascade chains, the LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 6000 architecture, and facilitates efficient routing with optimum device utilization and high performance.

FLEX 6000 Programmable Logic Device Family Data Sheet



Figure 4. Logic Element

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock and clear control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the outputs of the LE. The LE output can drive both the local interconnect and the FastTrack Interconnect.

The FLEX 6000 architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equivalent comparators with minimum delay. Carry and cascade chains connect LEs 2 through 10 in an LAB and all LABs in the same half of the row. Because extensive use of carry and cascade chains can reduce routing flexibility, these chains should be limited to speed-critical portions of a design.

Cascade Chain

The cascade chain enables the FLEX 6000 architecture to implement very wide fan-in functions. Adjacent LUTs can be used to implement portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR gate (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.5 ns per LE. Cascade chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of cascade chains for the appropriate functions.

A cascade chain implementing an AND gate can use the register in the last LE; a cascade chain implementing an OR gate cannot use this register because of the inversion required to implement the OR gate.

Because the first LE of an LAB can generate control signals for that LAB, the first LE in each LAB is not included in cascade chains. Moreover, cascade chains longer than nine bits are automatically implemented by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row cascades to the second LE of the third LAB. The cascade chain does not cross the center of the row. For example, in an EPF6016 device, the cascade chain stops at the 11th LAB in a row and a new cascade chain begins at the 12th LAB.

Figure 6 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. In this example, functions of 4n variables are implemented with n LEs. The cascade chain requires 3.4 ns to decode a 16-bit address.





LE Operating Modes

The FLEX 6000 LE can operate in one of the following three modes:

FLEX 6000 Programmable Logic Device Family Data Sheet

- Normal mode
- Arithmetic mode
- Counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, synchronous clear, and synchronous load control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions to use an LE operating mode for optimal performance.

Figure 7 shows the LE operating modes.

Figure 7. LE Operating Modes

Normal Mode



Arithmetic Mode





Notes:

(1) The register feedback multiplexer is available on LE 2 of each LAB.

- (2) The data1 and data2 input signals can supply a clock enable, up or down control, or register feedback signals for all LEs other than the second LE in an LAB.
- (3) The LAB-wide synchronous clear and LAB-wide synchronous load affect all registers in an LAB.





For improved routability, the row interconnect consists of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-length channel, which saves the other half of the channel for the other half of the row. One-third of the row channels are half-length channels.

Table 5. FLEX 6000 FastTrack Interconnect Resources					
Device	Rows	Channels per Row	Columns	Channels per Column	
EPF6010A	4	144	22	20	
EPF6016 EPF6016A	6	144	22	20	
EPF6024A	7	186	28	30	

Table 5 summarizes the FastTrack Interconnect resources available in each FLEX 6000 device.

In addition to general-purpose I/O pins, FLEX 6000 devices have four dedicated input pins that provide low-skew signal distribution across the device. These four inputs can be used for global clock and asynchronous clear control signals. These signals are available as control signals for all LEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. Using dedicated inputs to route data signals provides a fast path for high fan-out signals.

The local interconnect from LABs located at either end of two rows can drive a global control signal. For instance, in an EPF6016 device, LABs C1, D1, C22, and D22 can all drive global control signals. When an LE drives a global control signal, the dedicated input pin that drives that signal cannot be used. Any LE in the device can drive a global control signal by driving the FastTrack Interconnect into the appropriate LAB. To minimize delay, however, the Altera software places the driving LE in the appropriate LAB. The LE-driving-global signal feature is optimized for speed for control signals; regular data signals are better routed on the FastTrack Interconnect and do not receive any advantage from being routed on global signals. This LE-driving-global control signal feature is controlled by the designer and is not used automatically by the Altera software. See Figure 11.

I/O Elements

An IOE contains a bidirectional I/O buffer and a tri-state buffer. IOEs can be used as input, output, or bidirectional pins. An IOE receives its data signals from the adjacent local interconnect, which can be driven by a row or column interconnect (allowing any LE in the device to drive the IOE) or by an adjacent LE (allowing fast clock-to-output delays). A FastFLEXTM I/O pin is a row or column output pin that receives its data signals from the adjacent local interconnect driven by an adjacent LE. The IOE receives its output enable signal through the same path, allowing individual output enables for every pin and permitting emulation of open-drain buffers. The Altera Compiler uses programmable inversion to invert the data or output enable signals automatically where appropriate. Opendrain emulation is provided by driving the data input low and toggling the OE of each IOE. This emulation is possible because there is one OE per pin.

A chip-wide output enable feature allows the designer to disable all pins of the device by asserting one pin (DEV_OE). This feature is useful during board debugging or testing.

Figure 12 shows the IOE block diagram.



Figure 12. IOE Block Diagram

The instruction register length for FLEX 6000 devices is three bits. Table 9 shows the boundary-scan register length for FLEX 6000 devices.

Table 9. FLEX 6000 Device Boundary-Scan Register Length					
Device	Boundary-Scan Register Length				
EPF6010A	522				
EPF6016	621				
EPF6016A	522				
EPF6024A	666				

FLEX 6000 devices include a weak pull-up on JTAG pins.

f See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information.

Figure 16 shows the timing requirements for the JTAG signals.

Figure 16. JTAG Waveforms



Table 10 shows the JTAG timing parameters and values for FLEX 6000 devices.

FLEX 6000	Programmable	Logic Device	Family Data	a Sheet
-----------	--------------	--------------	-------------	---------

Table 10. JTAG Timing Parameters & Values							
Symbol	Parameter	Min	Max	Unit			
t _{JCP}	TCK clock period	100		ns			
t _{JCH}	TCK clock high time	50		ns			
t _{JCL}	TCK clock low time	50		ns			
t _{JPSU}	JTAG port setup time	20		ns			
t _{JPH}	JTAG port hold time	45		ns			
t _{JPCO}	JTAG port clock-to-output		25	ns			
t _{JPZX}	JTAG port high impedance to valid output		25	ns			
t _{JPXZ}	JTAG port valid output to high impedance		25	ns			
t _{JSSU}	Capture register setup time	20		ns			
t _{JSH}	Capture register hold time	45		ns			
t _{JSCO}	Update register clock-to-output		35	ns			
t _{JSZX}	Update register high impedance to valid output		35	ns			
t _{JSXZ}	Update register valid output to high impedance		35	ns			

Generic Testing

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 6000 devices are made under conditions equivalent to those shown in Figure 17. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 17. AC Test Conditions



Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit	
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V	
VI	DC input voltage		-2.0	5.75	V	
IOUT	DC output current, per pin		-25	25	mA	
T _{STG}	Storage temperature	No bias	-65	150	°C	
T _{AMB}	Ambient temperature	Under bias	-65	135	°C	
TJ	Junction temperature	PQFP, PLCC, and BGA packages		135	°C	

Table 16. FLEX 6000 3.3-V Device Recommended Operating Conditions							
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V		
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V		
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V		
VI	Input voltage		-0.5	5.75	V		
Vo	Output voltage		0	V _{CCIO}	V		
ТJ	Operating temperature	For commercial use	0	85	°C		
		For industrial use	-40	100	°C		
t _R	Input rise time			40	ns		
t _F	Input fall time			40	ns		

FLEX 6000 Frogrammable Logic Device Faining Data She	FLEX	6000	Programmable	Logic Device	Family Data	Sheet
--	------	------	--------------	--------------	-------------	-------

Table 1	Table 17. FLEX 6000 3.3-V Device DC Operating Conditions Notes (5), (6)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IH}	High-level input voltage		1.7		5.75	V		
V _{IL}	Low-level input voltage		-0.5		0.8	V		
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (7)$	2.4			V		
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V _{CCIO} – 0.2			V		
	2.5-V high-level output voltage	$I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (7)$	2.1			V		
		I_{OH} = -1 mA DC, V_{CCIO} = 2.30 V (7)	2.0			V		
		I_{OH} = -2 mA DC, V_{CCIO} = 2.30 V (7)	1.7			V		
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 8 mA DC, V _{CCIO} = 3.00 V (8)			0.45	V		
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(8)</i>			0.2	V		
	2.5-V low-level output voltage	I _{OL} = 100 μA DC, V _{CCIO} = 2.30 V <i>(8)</i>			0.2	V		
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (8)			0.4	V		
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (8)			0.7	V		
I _I	Input pin leakage current	$V_1 = 5.3 V$ to ground (8)	-10		10	μΑ		
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = 5.3 V$ to ground (8)	-10		10	μA		
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load		0.5	5	mA		

Table 1	Table 18. FLEX 6000 3.3-V Device Capacitance Note (9)							
Symbol	Parameter	Conditions	Min	Max	Unit			
CIN	Input capacitance for I/O pin	V _{IN} = 0 V, f = 1.0 MHz		8	pF			
CINCLK	Input capacitance for dedicated input	V _{IN} = 0 V, f = 1.0 MHz		12	pF			
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF			

Notes to tables:

- 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
 (3) Numbers in parentheses are for industrial-temperature-range devices.
 (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
 (5) Typical values are for T_A = 25° C and V_{CC} = 3.3 V.
 (6) These values are specified under Table 16 on page 33.
 (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
 (8) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
 (9) Capacitance is cample-tested only.

(9) Capacitance is sample-tested only.

See the Operating Requirements for Altera Devices Data Sheet.
 The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.

Figure 18 shows the typical output drive characteristics of 5.0-V and 3.3-V FLEX 6000 devices with 5.0-V, 3.3-V, and 2.5-V V_{CCIO}. When V_{CCIO} = 5.0 V on EPF6016 devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 5.0-V operation. When V_{CCIO} = 3.3 V on the EPF6010A and EPF6016A devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 3.3-V operation.



Timing Model The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay ($t_{CO+} t_{REG_TO_OUT}$)
- Routing delay $(t_{ROW} + t_{LOCAL})$
- LE LUT delay ($t_{DATA_TO_REG}$)
- LE register setup time (t_{SU})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 19 shows the overall timing model, which maps the possible routing paths to and from the various elements of the FLEX 6000 device.



Figure 19. FLEX 6000 Timing Model

Tables 19 through 21 describe the FLEX 6000 internal timing microparameters, which are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and timing analysis. Tables 22 and 23 describe FLEX 6000 external timing parameters.

Symbol	Parameter	Conditions			
t _{REG_TO_REG}	LUT delay for LE register feedback in carry chain				
t _{CASC_TO_REG}	Cascade-in to register delay				
t _{CARRY_} TO_REG	Carry-in to register delay				
t _{DATA_TO_REG}	LE input to register delay				
t _{CASC_TO_OUT}	Cascade-in to LE output delay				
t _{CARRY_TO_OUT}	Carry-in to LE output delay				
t _{DATA_TO_OUT}	LE input to LE output delay				
t _{REG_TO_OUT}	Register output to LE output delay				
t _{SU}	LE register setup time before clock; LE register recovery time after asynchronous clear				
t _H	LE register hold time after clock				
t _{CO}	LE register clock-to-output delay				
t _{CLR}	LE register clear delay				
t _C	LE register control signal delay				
t _{LD_CLR}	Synchronous load or clear delay in counter mode				
t _{CARRY_TO_CARRY}	Carry-in to carry-out delay				
t _{REG_TO_CARRY}	Register output to carry-out delay				
t _{DATA_TO_CARRY}	LE input to carry-out delay				
t _{CARRY_TO_CASC}	Carry-in to cascade-out delay				
t _{CASC_TO_CASC}	Cascade-in to cascade-out delay				
t _{REG_TO_CASC}	Register-out to cascade-out delay				
t _{DATA_TO_CASC}	LE input to cascade-out delay				
t _{CH}	LE register clock high time				
t _{CL}	LE register clock low time				

FLEX 6000	Programmable	Logic Device	Family Da	ata Sheet
------------------	--------------	--------------	-----------	-----------

Table 20. IOE Timing Microparameters Note (1)					
Symbol	Parameter	Conditions			
t _{OD1}	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)			
t _{OD2}	Output buffer and pad delay, slow slew rate = off, V_{CCIO} = low voltage	C1 = 35 pF (3)			
t _{OD3}	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)			
t _{XZ}	Output buffer disable delay	C1 = 5 pF			
t _{ZX1}	Output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)			
t _{ZX2}	Output buffer enable delay, slow slew rate = off, V_{CCIO} = low voltage	C1 = 35 pF (3)			
t _{ZX3}	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)			
t _{IOE}	Output enable control delay				
t _{IN}	Input pad and buffer to FastTrack Interconnect delay				
t _{IN_DELAY}	Input pad and buffer to FastTrack Interconnect delay with additional delay turned on				

Symbol	Parameter	Conditions			
t _{LOCAL}	LAB local interconnect delay				
t _{ROW}	Row interconnect routing delay	(5)			
t _{COL}	Column interconnect routing delay	(5)			
t _{DIN_D}	Dedicated input to LE data delay	(5)			
t _{DIN_C}	Dedicated input to LE control delay				
t _{LEGLOBAL}	LE output to LE control via internally-generated global signal delay	(5)			
t _{LABCARRY}	Routing delay for the carry-out of an LE driving the carry-in signal of a different LE in a different LAB				
t _{LABCASC}	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB				

Table 22. External Reference Timing Parameters					
Symbol	Parameter	Conditions			
t ₁	Register-to-register test pattern	(6)			
t _{DRR}	Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects	(7)			

Parameter		Speed	Grade		Unit
	-	2	-	-3	
	Min	Мах	Min	Max	
t _{OD3}		4.7		5.2	ns
t _{xz}		2.3		2.8	ns
t _{ZX1}		2.3		2.8	ns
t _{ZX2}		4.6		5.1	ns
t _{ZX3}		4.7		5.2	ns
t _{IOE}		0.5		0.6	ns
t _{IN}		3.3		4.0	ns
t _{IN DELAY}		4.6		5.6	ns

Parameter		Speed	Grade		Unit
	-2		-3		-
	Min	Max	Min	Max	
t _{LOCAL}		0.8		1.0	ns
t _{ROW}		2.9		3.3	ns
t _{COL}		2.3		2.5	ns
t _{DIN_D}		4.9		6.0	ns
t _{DIN_C}		4.8		6.0	ns
t _{LEGLOBAL}		3.1		3.9	ns
t _{LABCARRY}		0.4		0.5	ns
t _{LABCASC}		0.8		1.0	ns

Table 32. External Reference Timing Parameters for EPF6016 Devices					
Parameter		Unit			
	-	-2		-3	
	Min	Max	Min	Max	
t ₁		53.0		65.0	ns
t _{DRR}		16.0		20.0	ns

Table 38. External Timing Parameters for EPF6024A Devices							
Parameter			Speed (Grade			Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t _{INSU}	2.0 (1)		2.2 (1)		2.6 (1)		ns
t _{INH}	0.2 (2)		0.2 (2)		0.3 <i>(2)</i>		ns
t _{оитсо}	2.0	7.4	2.0	8.2	2.0	9.9	ns

Notes:

(1) Setup times are longer when the *Increase Input Delay* option is turned on. The setup time values are shown with the *Increase Input Delay* option turned off.

(2) Hold time is zero when the Increase Input Delay option is turned on.

Power Consumption

The supply power (P) for FLEX 6000 devices can be calculated with the following equations:

 $P = P_{INT} + P_{IO}$ $P = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$

Typical I_{CCSTANDBY} values are shown as I_{CC0} in the "FLEX 6000 Device DC Operating Conditions" table on pages 31 and 33 of this data sheet. The I_{CCACTIVE} value depends on the switching frequency and the application logic. This value is based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCACTIVE} value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

Where:

f _{MAX}	=	Maximum operating frequency in MHz
Ν	=	Total number of LEs used in a FLEX 6000 device
tog _{LC}	=	Average percentage of LEs toggling at each clock
		(typically 12.5%)
Κ	=	Constant, shown in Table 39

Table 39. K Constant Values					
Device	K Value				
EPF6010A	14				
EPF6016	88				
EPF6016A	14				
EPF6024A	14				